

# ERTEC 200P

Enhanced Real-Time Ethernet Controller

# Manual

Edition (05/2013)

#### DISCLAIMER

WE HAVE CHECKED THE CONTENTS OF THIS MANUAL FOR AGREEMENT WITH THE HARDWARE AND SOFTWARE DESCRIBED. SINCE DEVIATIONS CANNOT BE PRECLUDED ENTIRELY, WE CANNOT GUARANTEE FULL AGREEMENT. HOWEVER, THE DATA IN THIS MANUAL ARE REVIEWED REGULARLY. NECESSARY CORRECTIONS ARE INCLUDED IN SUBSEQUENT EDITIONS. SUGGESTIONS FOR IMPROVEMENT ARE WELCOMED.

THIS MANUAL CONTAINS HYPERLINKS TO THE WEB SITES AS WELL AS TO ELECTRONIC DOCUMENTS OF THIRD PARTY COMPANIES. SIEMENS CANNOT BE HELD RESPONSIBLE FOR THE CONTENTS OF THESE WEB SITES AND ELECTRONIC DOCUMENTS, NOR DOES SIEMENS ADOPT THESE WEB SITES AND ELECTRONIC DOCUMENTS AND THEIR CONTENTS AS THEIR OWN. YOU THEREFORE USE THESE LINKS AT YOUR OWN RISK. SINCE SIEMENS IS NOT RESPONSIBLE FOR LINKED CONTENTS AND INFORMATION ON THE WEB SITES AND ELECTRONIC DOCUMENTS OF THIRD PARTIES, THIS INFORMATION IS NOT CHECKED BY SIEMENS.

COPYRIGHT

© SIEMENS AG 2013. ALL RIGHTS RESERVED

THE REPRODUCTION, TRANSMISSION OR USE OF THIS DOCUMENT OR ITS CONTENTS IS NOT PERMITTED WITHOUT EXPRESS WRITTEN AUTHORITY. OFFENDERS WILL BE LIABLE FOR DAMAGES. ALL RIGHTS, INCLUDING RIGHTS CREATED BY PATENT GRANT OR REGISTRATION OF A UTILITY MODEL OR DESIGN, ARE RESERVED.

ALL PRODUCT AND SYSTEM NAMES ARE REGISTERED TRADEMARKS OF THEIR RESPECTIVE OWNER AND MUST BE TREATED AS SUCH.

TECHNICAL DATA SUBJECT TO CHANGE.

# Preface

#### Target Audience of this Manual

This manual is intended for hardware developers who want to use the ERTEC 200P for new products. Experience working with processors and designing embedded systems and knowledge of Ethernet are required for this. It described all ERTEC function groups in details and provides information that you must take into account when configuring your own PROFINET IO device hardware.

The manual serves as a reference for software developers. The address areas and register contents are described in detail for all function groups.

Structure of this Manual

- Section 1 Overview of the ERTEC 200P.
- o Section 2 System features.
- Section 3 Hardware structure.
- Section 4 Hardware interfaces.
- o Section 5 Software interfaces.
- o Section 6 Miscellaneous

Scope of the Manual

This manual applies to the following product:

ERTEC 200P

This manual will be updated as required. You can find the current version of the manual on the Internet at <u>http://www.siemens.com/comdec</u>.

#### Guide

To help you quickly find the information you need, this manual contains the following aids:

- A complete table of contents as well as a list of all figures and tables in the manual are provided at the beginning of the manual.
- A glossary containing definitions of important terms used in the manual is located following the appendices.
- References to other documents are indicated by the document reference number enclosed in slashes (/No./). The complete title of the document can be obtained from the list of references at the end of the manual.

#### **Additional Support**

If you have questions regarding use of the described block that are not addressed in the documentation, please contact your Siemens representative.

Please send your written questions, comments, and suggestions regarding the manual to the hotline via the e-mail address indicated above.

In addition, you can receive general information, current product information, FAQs, and downloads pertaining to your application on the Internet at:

http://www.siemens.com/comdec.

#### **Technical Contacts for Germany / Worldwide**

Siemens AG	Phone: +49 (0) 911/750-2080
Automation & Drives	Fax: +49 (0) 911/750-2100 E-mail: ComDeC@siemens.com
ComDeC	
Street address:	Mailing address:
Würzburgerstr.121	P.O. Box 2355
90766 Fürth Federal Republic of	90713 Fürth Federal Republic of

Germany

**Technical Contacts for USA** 

Germany

PROFI Interface Center: One Internet Plaza PO Box 4991 Johnson City, TN 37602-4991

Fax: +1 (423)- 262- 2103 Phone: +1 (423)- 262- 2576 E-mail: pic.industry@siemens.com

# **Table of contents**

1 OVERVIEW OF THE ERTEC 200P	9
1.1 Switch functions	9
1.1.1 IRT communication	
1.1.2 Performance upgrade at IRT communication	
1.2 System functions	11
1.2.1 Use cases for the ERTEC 200P	
1.2.1.1 Use case 1 (UC1): Operation with external host	
1.2.1.1 Use case 2 (UC2): Operation with external host	
1.2.1.2 Ose case 2 (002). Operation without external nost	12
2 SYSTEM FEATURES	14
<b>3</b> HARDWARE STRUCTURE	16
	10
3.1 Block diagram ERTEC 200P	16
3.2 Overview of the ERTEC 200P IP utilization	
3.3 Application notes	
3.3.1 EMC SDRAM-Interface	
3.3.2 EMC BurstFlash-Interface	
3.3.3 I-/D-TCM Mapping register of the ARM926 subsystems	
3.3.4 I-TCM accesses of the ARM926 with 250MHz	
3.3.5 Accesses to the IO-RAM in the Peripherie-Interface (Per-IF)	
3.3.6 Trigger of GDMA HW-Jobs by GPIOs 03 is not supported	
3.3.7 Acknowledgement of the PN-ICU3 accumulative interrupts in the Event-Unit of the PerIF	
3.3.8 AHB Burstbreaker.	
3.3.9 XSRST function at active XRESET	
3.3.10 EDC reporting	
3.3.11 Cache-Parity-Check	
3.3.12 Access Error	
3.3.13 ARM926 Watchdog	
3.3.14 PLL LOCK	
3.3.15 PLL LOSS	
3.3.16 Software Reset	
3.3.17 XHIF IO driver strength	
3.4 ARM926 subsystem	
3.4.1 ARM926EJ-S processor	
3.4.2 Cache structure of the ARM926EJ-S	
3.4.3 ARM926 Tightly Coupled Memories (ARM926_TCM)	
3.4.4 Memory Management Unit (MMU)	
3.4.5 Bus interface of the ARM926 processor	
3.4.6 ARM926 Embedded Trace Macrocell (ETM9), Trace Buffer (ETB11)	
3.4.7 Debug configuration	
3.4.8 Debug Interface ARM926EJ-S	
3.5 ERTEC 200P internal busses	
3.5.1 The communication bus (multi-layer AHB)	
3.5.1.1 AHB arbiter	
3.5.1.2 The AHB master-slave coupling	
3.5.2 The I/O bus (APB)	
3.6 Peripherals at the communication bus (multi-layer AHB)	32
3.6.1 ARM926 Interrupt Controller (ARM-ICU)	
3.6.1.1 Overview	

3.6.1.2	Interface	
3.6.1.3	Interrupt aquisition	
3.6.1.4	Interrupt masking / priorisation	
3.6.1.5	Interrupt post-processing	
3.6.1.6	Special functions	
3.6.1.7	Debug functions	
3.6.1.8	Miscellaneous	
3.6.1.		
3.6.1.		
3.6.1.		
3.6.1.		
3.6.1.	1	
3.6.1.9	Interrupt sources for ARM-IRQ	
3.6.1.10	· · · · · · · · · · · · · · · · · · ·	
3.6.1.11	Interrupts for accesses to missing addresses	
3.6.1.12		
3.6.2 Ho	st Interrupt Controller	
3.6.3 GE	DMA – Generic Direct Memory Access Controller	
3.6.3.1	DMA: Functional description	
3.6.3.	1.1 AHB interfaces	
3.6.3.	1.2 Job priorities	
3.6.3.	•	
3.6.3.		
3.6.3.	-	
3.6.3.	-	
3.6.3.		
3.6.3.		
3.6.3.		
	1.10 GDMA-IP Bugs	
	ternal Memory Controller (EMC)	
3.6.4.1	EMC-IP Notes	
	st Interface - parallel (XHIF)	
3.6.5.1	XHIF application information	
	-IP	
3.6.6.1	PN-IP Interfaces	
3.6.6.	1.1 AHB Interface	
3.6.6.		
	ripheral Interface	
3.6.8 Mu	Iltiport-Ethernet-PHY	
3.7 Perip	herals at the I/O bus (APB)	69
	neral-Purpose-I/Os	
	ilter	
3.7.2.1	Principle of the RC filter	
	ner 0 - 5	
3.7.3.1	Overview	
3.7.3.2	TIMER_TOP functionality	
3.7.3.2	Timer modul	
3.7.3.3	Overview of the counter count modes	
3.7.3.5	Timing requirements	
3.7.3.6	Operating rules	
3.7.3.7	Connections on Toplevel	
	Counter	
3.7.4.1	Description of function	
3.7.4.2	Application information	
	M926 Watchdog	
3.7.5.1	Overview	
3.7.5.2	Block diagram	
3.7.5.3	Signal waveforms	
3.7.5.4	Write protection of the watchdog register	
3.7.5.5	Starting the Watchdog	
3.7.5.6	Notes	

3.7	.6 SPI1/2	
3.7	.7 UART1-4	
3.7	.8 l <sup>2</sup> C	
2.0		00
<b>3.8</b>	General functions	
	3.8.1.1 Cycle generation through PLL	
-	3.8.1.2 Cycle supply for the PHYs and the Ethernet MACs	
	3.8.1.3     Cycle supply for JTAG.	
	.2 Reset system of the ERTEC 200P	
	3.8.2.1 Asynchronous PowerOn Reset	
	3.8.2.2 Asynchronous Hardware Reset	
3	3.8.2.3 Asynchronous JTAG Reset	
3	3.8.2.4 Asynchronous ARM926 Watchdog-Reset	
3	3.8.2.5 Asynchronous Software Reset for the ERTEC 200P	
	3.8.2.6 Asynchronous Software Reset for the ARM926EJ-S Core	
	3.8.2.7 Synchronous Software Reset (PN-IP, PER-IF, Host Interface)	
3.8	.3 Modules and ASIC code	
3.9	Booting the system (boot pins)	
3.9		
3	3.9.1.1 NOR Boot Flow	
3.9	.2 Booting via Host Interface	
3	3.9.2.1 XHIF Boot Flow	
3.9	.3 Booting via SPI	
3	3.9.3.1 SPI Boot Flow	
3.9		
3.9	.5 Memory-Swapping	
3.10	Address space and time out monitoring	112
3.10	Address space and time-out monitoring 0.1 Monitoring at the AHB end	
3.1		
3.1		
3.1		
0.1		
3.11	MEM Wrapper	
4 1	HARDWARE INTERFACES	
4.1	Assignment of the function ring	114
<b>4.1</b>	Assignment of the function pins	
4.1		
4.1		
4.1		
4.1	<b>u</b>	
4.1	1	
4.1	1 1	
4.2	Configuration pins	
4.3	Functional pins	
4.4	Alternate Functions on the GPIO310 and XHIF interface	
4.5	Setting the Signal Pads (drive strength, pull)	
4.6	Housing type	
4.7	Pin assignment	

5 SOFTWARE INTERFACES	
5.1 Memory Mapping	
5.1.1 Memory Mapping ARM926-I (Instruction AHB interface)	
5.1.2 Memory Mapping ARM926-D (Data AHB interface)	
5.1.3 Memory Mapping GDMA	
5.2 Detailled Address Mapping	
5.3 Register-description	
5.3.1 General information	
5.3.2 Peripheral Interface	
5.3.2.1 PERIF_AHB_APP	
5.3.2.2 PERIF_APB	
5.3.3 Host Interface	
5.3.4 Interrupt Controller Unit ARM-ICU	
5.3.5 General DMA Controller - GDMA	
5.3.6 EMC-Register	
5.3.7 $I^2C$ register	
5.3.8 System-Control-Register-Block (SCRB)	
5.3.9 UART1-4 register	
5.3.10 SPI11-2 register	
5.3.11 Timer 0-5 Register	
5.3.12 ARM926 Watchdog-Register	
5.3.13 F-Timer-Register	
5.3.14 GPIO register	
5.3.15 I-Filter-Register	
5.4 Detailed ARM Interrupt description	
5.4.1 Interrupts at the ARM Interrupt Controller (IRQ)	
5.4.2 Fast-Interrupts at the ARM Interrupt Controller (FIQ)	
6 MISCELLANEOUS	
6.1 Directory of abbreviations / terms	
6.2 Literature list	

#### **1 OVERVIEW OF THE ERTEC 200P**

The Enhanced Real-Time Ethernet Controller 200P (ERTEC 200P) is a further development of the ERTEC 200. It disposes of a PN-IP with integrated PHYs for high-performance PROFINET communication as well as of an ARM926EJ-S processor for application processing. The mechanisms of the performance upgrade "Fast Forwarding", Dynamic Frame Packing" as well as "Fragmenta-tion" are implemented in the PN-IP. The ERTEC 200P thus allows the development of PROFINET devices with cycle times up to 31.25 µs and isochronous-specific applications. In addition to rapid real-time communication, the ERTEC 200P also allows unlimited access to TCP/IP data and service so that non-time-critical data can be transferred parallel.

Its flexible architecture allows devices to be realized that are both modular and compact. The application of the device can be executed both on the integrated ARM processor of the ERTEC 200P and on an external host CPU. Both applications are described in detail in this documentation as use cases.

The ERTEC 200P is thus suitable for use in a wide range of field device types: Rapid IO peripherals, high-precision measuring instrumentation, synchronous drives and encoders as well as all further types of high-performance and intelligent automation devices

#### 1.1 Switch functions

The term switch functions is used on the one hand for all the functions required for forwarding telegrams by the switch and on the other hand for all the functions used to process data for the user interface.

Through the concept of isochronous real-time Ethernet data traffic via Ethernet is divided into three categories: Depending on the application, TCP/IP, RT or IRT is used for the communication. Because of the required processing of the data by the TCP/IP stack and the unforeseeable runtimes through the network the well-known TCP/IP communication is not suitable for real-time applications in control technology as required by modern control and drive concepts. Operation via RT, that runs on the same switch mechanisms as TCP/IP communication, represents an improvement. In the case of RT an increase in the deterministics of the network is achieved by prioritization of the telegrams and higher throughput is attained by processing the data for the end node..

A further increase in the deterministics is achieved by the transition to IRT traffic in which cyclic communication is executed in reserved time phases. A difference is made between address-based forwarding and topological forwarding.

A further increase in performance is provided by the performance upgrade at IRT that operates on the basis of Fast Forwarding Multicast Address (with Frame ID in Octet 1/2) and uses Pack Frames (bundling of several devices). This reduces the cut through time markedly. A further advantage is the notable reduced cycle times.

#### **1.1.1 IRT communication**

In the case of IRT, cyclic communication runs in reserved time phases. Selection between addressbased forwarding (RTC2) and topological forwarding (RTC3) is possible.

In the case of address-based forwarding the control information required for a telegram transfer only has to be stored at the sender and the receiver. The path is found automatically through the MAC target address.

In the case of topological forwarding the control information required respectively is stored for each individual telegram in **all** the participating nodes, that is in addition to the sender and receiver in all the concerned forwarding nodes. Important advantages are:

- Deterministics in the network through time-driven forwarding of telegrams (prerequisite for this control is a common time base for all the participants of a contiguous real-time Ethernet network)
- Performance of the user interface that is supported by the processing of the user data in process images is supported by the hardware

The ERTEC 200P can also be used as a relative forwarder in simple network topologies.

#### 1.1.2 Performance upgrade at IRT communication

At systems with many participants and particularly high line depths the forwarding time in each individual node becomes a determining factor for the performance. The performance upgrade uses Fast Forwarding (locally administrated MultiCast-Frames with Frame ID in Octet 1/2). This allows every device to already carry out forwarding after the first two bytes of the DA address. Resulting in reduced forwarding time.

Typical field devices in automation technology require only a few process data bytes for cyclic user data transport. PROFINET always requires a complete Ethernet frame with the associated overhead (64 bytes) to transfer these few bytes. To achieve a significant improvement in the performance compared to the current PROFINET, the available band width has to be used better with the performance upgrade. This is achieved by means of Dynamic Frame Packing (DFP). This stores the data of several devices in one frame, the so-called Pack Frame. A so-called "subframe" is assigned to each device for its data. Several "subframes" then form an Ethernet frame.

To allow smaller send cycles the performance upgrade supports TCP/IP fragmentation. Here the switch automatically fragments the TCP/IP frames when necessary.

To allow smaller send cycles the performance upgrade supports TCP/IP fragmentation. Here the switch automatically fragments the TCP/IP frames when necessary.

#### **1.2** System functions

# 1.2.1 Use cases for the ERTEC 200P

The ERTEC 200P supports 2 use cases (UC1, UC2) that are shown in Figure 1: ERTEC 200P use cases.




Figure 1: ERTEC 200P use cases

# 1.2.1.1 Use case 1 (UC1): Operation with external host

At many devices the communication and the application (technology) are located on separate controllers. This is represented at the ERTEC 200P by the UC1. Only the PROFINET IO stack then runs on the ERTEC 200P. The parallel host interface (XHIF) with 16 or 32 bits can be connected with the external host.

Figure 2: Application operation with external host shows the application with an external host processor. At the ERTEC 200P a SDRAM has to be connected to the memory interface (EMC) in which the PN stack is loaded when the host is boosted.

The acyclic communication data and the configuration data are stored, for example, in the integrated TCM (Tightly Coupled Memory) (256 kbytes) of the ARM926 and the cyclic data in the IO-RAM of the PER-IF. Transfer of the cyclic data (Arrow 1 + 2) is controlled by the PN-IP and by the host. The PN-IP transfers the data into the IO-RAM of the PER-IF. The host then transfers the data from there to its application.




Figure 2: Application operation with external host

At GPIO31:0 outputs from the PLL are available in the PN-IP for synchronous applications on the host. The data transfer to / from the external host is then controlled through these phase signals and corresponding interrupts. If the host has an own PLL for cycle synchronization, these can be synchronized by the PLL of the ERTEC 200P.

# 1.2.1.2 Use case 2 (UC2): Operation without external host

The ERTEC 200P is available for the realization of complex standard IO and remote IO applications with notably more application code. The ERTEC 200P has an external memory interface (flash, SDRAM, SRAM, peripherals) and a small integrated memory (256 kbytes). The PN IO stack and the application lie in the external memory. High-performance acyclic communication data or application code that is to executed rapidly are loaded in the integrated memory of the ERTEC 200P.

The digital and analog IOs are connected to the ERTEC 200P pins. Cyclic data can be controlled by the ARM926 or the GDMA controller via 2x SPI. Alternatively an external bus controller can also be connected via the EMC.

The following profile is supported:

- PN stack and application are combined as sources
- Time-critical application code (<256 kbytes) can be loaded into the integrated RAM

# **Operation without external host**

Figure 3: Application operation without external host shows the application of the standard IO.




Figure 3: Application operation without external host

# 2 SYSTEM FEATURES

#### Manufacturer, technology, enclosure

- Manufacturer: Renesas Electronics
- Enclosure: FPBGA400, 17 mm \* 17 mm

#### **Operating conditions**

•	Ambient temperature:	-40 to +85°C	
•	Supply voltage IOs:	EMC interface:	1.8 V +5%/-10%
		Host interface:	1.8 V/3.3 V +5%/-10%
		GPIO310,:	3.3 V +5%/-10%
•	Supply voltage core:		1.2 V +5%/-0.1 V
•	Supply voltage PHY:		1.5 V +5%/-10%
•	Power loss:	Max. 1.62 W (in	cl. 2x int. PHY)

#### **Processor system**

- Integrated processor system ARM926EJ-S (frequency 125/250 MHz)
  - 16 kbyte Data and 16 kbyte Instruction Cache
  - 256 kbyte Instruction/Data Tightly Coupled Memory incl. Byte EDC, adjustable in 64 kbyte steps (I-TCM: 0 256 kbytes, D-TCM: 256 0 kbytes)
  - Debug capability through embedded ICE with JTAG interface, ETM cell with ETB (Embedded Trace Buffer)
  - Memory Management Unit (MMU)

#### **Bus structure**:

- Internal 32-bit structure
- Multi-layer architecture with parallel access structure multi-master to multi-slaves (125 MHz)
- 16/32-bit bus interface to external SDRAM/SRAM/flash and external peripherals

#### **PN-IP:**

- 2 Ethernet ports with integrated PHYs (100 Mbits, full-duplex)
- IRT to 31.25 μs cycle time, IRT, RT and TCP/IP data traffic

#### Interfaces:

- EMC (External Memory Controller) 1.8 V
  - (Mobile) SDRAM (125 MHz)
  - Asynchronous SRAM interface (4 Chip-Select areas, Ready-Control) Burst Flash Interface
- XHIF (External Host Interface) 1.8 V / 3.3 V
  - Interface for external host
  - 16-/32-bit data width
- GPIO: GPIO31-0 with 16 I-filters, GPIO95-32 with 64 I-filters parallel
- $1 \times I^2 C$
- $1 \times I^2 C$  (in the PN-IP for POF transceivers)
- 4x UART
- 2x SPI1 (master / slave)

#### **General functions:**

- Internal cycle generation (quartz oscillator, PLL)
- Integrated boot ROM (8 kbytes)
- 6 x Timers
- Watchdog
- F-counter
- GDMA controller
- ARM926 interrupt controller

#### Test function:

Boundary Scan

#### **3 HARDWARE STRUCTURE**

#### 3.1 Block diagram ERTEC 200P




Figure 4: ERTEC 200P block diagram

# 3.2 Overview of the ERTEC 200P IP utilization

IP	Used by the PROFINET stack	Usable by the application	Note	
ТСМ	no	yes	-	
=> nicht im TCM ARM926	yes	yes	-	
ETM	no	yes	For Debugging purposes	
ETB	no	yes	For Debugging purposes	
ARM-ICU	yes	yes	Details see clause 3.6.1.9	
General-DMA-Controller	no	yes	-	
Host-Interface	-	yes	*1)	
System-Control (SCRB)	yes	yes	The System-Control Register Block contains the registers which are used by the application and PROFINET Stack	
System-Control (Phy-LEDs)	yes	no	-	
Boot-ROM	n/a	n/a	-	
UARTs (1-4) (@APB)	no	yes	-	
F-Timer (@APB)	no	yes	-	
2x Watchdog (@APB)	no	yes	see also Application notes, clause 3.3.13	
6x Timer (@APB)	Timer 0	Timer 1-5	Timer 0 is used by the operation system of the Evaluation Kit	
I2C (@APB)	no	yes	-	
2x SPIs (APB)	no	yes	-	
GPIO (GPIO31-0)	yes	yes	The following GPIOs are used by the Evaluation Kit ERTEC 200P:	
			GIO0: SyncOut	
			GPIO9: SyncIn	
			GPIO25-31: LEDs	
GPIO (GPIO95-32)	no	yes	-	
I-Filter (@APB)	no	yes	-	
Peripherie-Interface	yes	yes	-	
Peripherie-Interface (Host-IRQ)	no	no	1*)	
PN-IP	yes	no	-	
I2C (@PN-IP)	yes	no	-	
	luation Kit ERTEC	200P. Please refer	sion of the PROFINET stack version to the User Interface Description of	

# Table 1: Overview of the ERTEC 200P IP utilization

#### 3.3 Application notes

The user should pay attention to the following application notes:

#### **3.3.1 EMC SDRAM-Interface**

The EMC of the ERTEC 200P offers two setting options for the cycled signal output (address, data and control signals) to an externally connected SDRAM that can be configured using Bit (27) in the Extended\_Config register (see Chapter 5.3.6):

• Extended\_Config(27)= '0': SDRAM signal output with feedback clock at the pin

CLK\_I\_SDRAM (register value after reset)

• Extended\_Config(27)= '1': SDRAM signal output with internal system cycle

(value required for correct operation!)

⇒ The reset value of the register bit **must** be reconfigured to **Extended\_Config(27) = '1'** here in the ERTEC 200P for correct SDRAM timing.

#### 3.3.2 EMC BurstFlash-Interface

The EMC of the ERTEC 200P offers two setting options for the cycled signal output (XAV\_BF) to an externally connected BurstFlash that can be configured using Bit (26) in the Extended\_Config register (see Chapter 5.3.6

• Extended\_Config(26)= '0': BurstFlash signal output with feedback clock at the pin

CLK\_I\_BF (register value after reset)

• Extended\_Config(26)= '1': BurstFlash signal output with internal system cycle

#### (value required for correct operation!)

⇒ The reset value of the register bit **must** be reconfigured to **Extended\_Config(26) = '1'** here in the ERTEC 200P for correct BurstFlash timing.

The EMC of the ERTEC 200P offers two setting options for the selection of the operating frequency of an externally connected BurstFlash that can be configured using Bit (0) in the BF\_Config register (see Chapter 5.3.6):

- BF\_Config(0)= '0': Half rate BF with 62.5 MHz (register value after reset)
- BF\_Config(0)= '1': Full rate BF with 125 MHz (value is not supported in ERTEC 200P!)

⇒ The reset value of the register bit BF\_Config(0) = '0' must be retained here in the ERTEC 200P for correct BurstFlash timing!

#### **3.3.3 I-/D-TCM Mapping register of the ARM926 subsystems**

The ARM926 subsystem is equipped with a TCM block (256 kbytes) whose distribution between I-TCM for Code and D-TCM for Data can be set using a mapping register.

⇒ The I-/D-TCM mapping register of the ARM926 subsystem (SCRB register bits TCM926\_MAP(2:0), see Chapter 5.3.8 and Chapter 3.4.3) may be switched over during operation at ERTEC 200P, if it is ensured that the ARM926 is not accessing the I-/D-TCM at the switching-over moment, meaning that neither Code nor Data access is being carried out on it.

This can be achieved by executing the code from an external RAM, such as the SDRAM, at the switching-over moment.

# 3.3.4 I-TCM accesses of the ARM926 with 250MHz

Accesses of the ARM926 to the I-TCM are exclusively accomplished by the ARM-Core and scale with the configured cycle rate (see clause: 3.4.3).

⇒ At the ERTEC 200P the performance of the I-TCM accesses are not scalable with the cycle rate. The performance is equal regardless if 250MHz or 125MHz are used. Reason: At a cycle rate of 250MHz the accesses to the I-TCM are accomplished with one wait state.

The access to the Cache-Memory scales with the clock rate of the ARM926 therefore the performace at 250MHz is higher than with 125MHz.

#### **3.3.5** Accesses to the IO-RAM in the Peripherie-Interface (Per-IF)

The IO-RAM in the Per-IF can be accessed by different AHB-instances (ARM926, XHIF, GDMA) and also from the PN-IP. The Per-IF supports burst and single accesses from the AHB side. The corresponding operation mode has to be set in the Burst\_Config register (see 5.3.2.2).

- ⇒ For proper operation, burst accesses from the application AHB-instances ARM926, XHIF and GDMA to the IO-RAM in the Per-IF are not allowed. Therefore the default values in the Burst\_Config register shall be changed from the default values (burst access) to single access as follows:
  - Set Burst Config.BurstMode  $comAHB(1dto0) = '0b01' (default) \rightarrow '0b11'$
  - Set Burst Config.BurstMode applAHB(9dto8) = '0b01' (default) → '0b00'

Note: With this PerIF settings the PerIF Interrupt *CR\_State\_comErr\_INT* can be triggered wrongly and should be ignored. This interrupt is for debug purposes only. Per default all interrupts in the PerIF registers *Host\_IRQmask\_low* and *PN\_IRQmask\_low* are masked.

# 3.3.6 Trigger of GDMA HW-Jobs by GPIOs 0...3 is not supported

The GDMA supports jobs which can be triggered by different sources, like Timer, PNPLL and GPIOs 0...3.

 $\Rightarrow$  The trigger of GDMA jobs by the GPIOs 0...3 is not supported.

# **3.3.7** Acknowledgement of the PN-ICU3 accumulative interrupts in the Event-Unit of the PerIF

The PN-ICU3 in the PN-IP provides 16 interrupts (2 accumulative interrupts and 14 individual interrupts) for the Event-Unit in the PerIF. The accumulative interrupts are provided only level triggered, therefore the interrupt service routine has to take care about the acknowledgment of these interrupts.

⇒ For the acknowledgment of the 2 accumulative PN-ICU3 interrupts the interrupt service routine has at first to acknowledge the interrupts at the PN-ICU3 and after that the interrupt service routine can acknowledge the accumulative interrupts in the Event-Unit at the PerIF.

# 3.3.8 AHB Burstbreaker

The values of the burst length of the ARM926I- and ARM926D-AHB-Master-Interface should be changed from the default values (burst breaker deactivated) to 8, see also clause 5.3.8.

- Set AHB\_BURSTBREAKER. NR\_ADDR\_ARM926\_D(7dto0) = '0x00' (default) → '0x08'
- Set *AHB\_BURSTBREAKER*. *NR\_ADDR\_ARM926\_I(15dto8)* = '0x00' (*default*) → '0x08'

# **3.3.9 XSRST function at active XRESET**

The XSRST signal (JTAG interface) is combined with the CTRL-STBY function (ERTEC 200P pin: CTRL\_STBY0).

If the CTRL-STBY function is activated, the related output signals will be set in tristate (high impedance).

If the XRESET signal is connected with the CTRL\_STBY0 pin (on the PCB), the ERTEC 200P pin XSRST will be set in tristate if the XRESET signal is activated. In this case the signalling of the active XRESET signal to the debugger is not possible.

⇒ The debugger has to recognize an actvie XRESET signale by different means and shall perform a reset. In the normal operation mode (XRESET signal is not active) a reset of the ERTEC 200P via the XSRST signal of the debugger is still possible, see also clause 3.8.2.3

# 3.3.10 EDC reporting

To improve system reliability ERTEC 200P memories are EDC (Error Detection and Correction) protected (1Bit Error is correctable, 2Bit Error are detectable).

EDC protected RAMs need an initialization, which is done by hardware at startup; status is indicated in register EDC INIT DONE.

This feature is enabled by default and could be disabled for ARM TCMs by setting EDC\_PARITY\_EN register for other RAMs it could not disabled.

If an EDC error is detected on ARM TCMs an Undefined Instruction Exception (ITCM) or Undefined Data Exception (DTCM) is generated, if other RAMs are hit IRQ48 (EDC\_Event) is asserted and register EDC\_EVENT must be checked for source.

An interrupt service routine for IRQ48 (EDC\_Event) must be setup on ARM926 to handle this error.

Note: When disabling TCM EDC logic, FIT rate regarding SoftError-Rate exceed the specified value >1000FIT@2000m.

# 3.3.11 Cache-Parity-Check

I-/ D-Cache and associated Tag RAM are parity protected. The feature must be enabled <u>after</u> initialization of caches by setting I\_CACHE\_PAR\_EN = 1 and D\_CACHE\_PAR\_EN = 1 in register EDC\_PARITY\_EN. Additional an interrupt service routine for IRQ48 (EDC\_Event) must be setup on ARM926 to handle this error.

# 3.3.12 Access Error

ERTEC 200P has an internal access monitors, which observes accesses to memory gaps on EMC-, AHB-, APB-bus and TCMs. Following interrupts on ARM926 ICU will be generated:

- IRQ53 (QVZ\_EMC\_ADR) when an EMC Address Error occurs
- IRQ52 (QVZ\_APB\_ADR) when an APB Address Error occurs
- IRQ51 (QVZ\_AHB\_ADR) when an AHB Address Error occurs

The error address and additional information (master of access, type ...) are latched up in SCRB QVZ register for further handling.

Additional some modules have also an internal access monitor, which observes access to register gaps. If such an access happens, IRQ86 is generated and MODUL\_ACCESS\_ERR register hold detailed information about

Finally TCM memories have a separated monitoring. If there are accesses to TCM memory gaps following interrupt will generated:

- IRQ88 when access to gap in I-TCM ARM926 occurs
- IRQ89 when access to gap in D-TCM ARM926 occurs

Care must be taken to handle all these ISR.

#### 3.3.13 ARM926 Watchdog

Watchdog timer should be used to prevent a hardware fault or program error.

#### 3.3.14 PLL LOCK

At startup the software should check that PLL is locked by checking LOCK flag in PLL\_STAT\_REG register.

#### 3.3.15 PLL LOSS

ERTEC 200P has an internal PLL monitor; when PLL is out of specified range IRQ49 is generated. An interrupt service routine must be setup on ARM926 to handle this error.

#### 3.3.16 Software Reset

For faster startup after ARM926 software reset primary bootloader will jump directly to RETURN\_ADDRESS specified in RES\_SOFT\_RETURN\_ADDR.

*Note: The RETURN\_ADDRESS in RES\_SOFT\_RETURN\_ADDR register has to be set, otherwise an exception (fetch code from* 0x00000000) *will generated.* 

#### 3.3.17 XHIF IO driver strength

If XHIF interface operates at 1,8V; driver strength hat to be set to 9mA (register DRIVE47 32GPIO, DRIVE63 48GPIO, DRIVE79 64GPIO and DRIVE95 80GPIO).

#### 3.4 ARM926 subsystem

An ARM926 subsystem is used. The ARM926 subsystem is mainly available for the application and the non-runtime-critical routines of the PN stack. Figure 5: ARM926 subsystem shows the structure of the ARM926 subsystem. It consists of a core system, the JTAG interface and a TCM\_Block\_926. In addition to the ARM926EJ-S processor the core system contains a Data and an Instruction Cache, a Memory Management Unit (MMU), separate interfaces to the respective AHB layers for instruction and data, a trace macro cell ETM9 (medium+). The Tightly Coupled Memories for data and instruction are located in the TCM\_Block\_926. AHB access to the D-TCM is effected through a 'DMA-DTCM Access Controller'. The I-TCM is only operated from the ARM926EJ-S and cannot be reached by the AHB. The ARM926EJ-S is described in detail under /7/.

Of the AHB masters the PN-IP, Host Interface and the GDMA can access the D-TCM in the ARM926 subsystem. The ARM926EJ-S has access to all the AHB slaves.




Figure 5: ARM926 subsystem

# 3.4.1 ARM926EJ-S processor

The ARM926EJ-S revision r0p5 contains an ARM9E-S processor core with Harvard architecture. This processor core has the improved v5TE architecture in contrast to the ARM9 processor core of the ARM9TDMI. These improvements mainly apply to the points improved "ARM/Thumb interworking" (faster changing between ARM and Thumb Code segments) and improved Multiplier Structure. In addition to the processor core the ARM9E-S has an Embedded ICE Logic RT. This logic unit is controlled through the integrated JTAG interface. Document /9/ describes the interfacing of the Embedded ICE Interface Connector to the ERTEC 200P (reset, JTAG connector , etc.). A detailed description of the ARM9E-S is available in /6/.

The processor and the TCMs (see Chapter 3.4.3) can be operated with 125 MHz or 250 MHz. Configuration is carried out through the CONFIG(1) pin (see Chapter 4.2). The AHB interfaces always run at 125 MHz.

The ARM926EJ-S can only be operated in little endian mode.

The following bit has to be set at the ARM926EJ-S core in order to recognize "Unaligned Access":

• CP15 register c1 (Control Register), set bit 1 (A-bit) to enable fault checking of address alignment..

# 3.4.2 Cache structure of the ARM926EJ-S

The functional scope of the cache of the ARM926 can be described by the following properties:

- 16 kbytes Instruction Cache
- 16 kbytes Data Cache
- "write buffer" for write-back function of the Data Cache
- Caches are 4 way set associative caches with 1 kbyte segments
- A segment consists of 32 lines and each line contains 32 bytes (meaning 8 words).

The content can be locked at the cache segments. This lock functionality makes it possible to keep the command set for rapid routines permanently in the I Cache. This mechanism can only be carried out segment-granularly at the .ARM926EJ-S. Further information about caching is available in /7/.

If a time-out (QVZ) interrupt occurs an an I Cache Refill through an AHB Error (caused. for example, by a WRAP8 at the memory end), <u>no</u> Prefetch Abort Exception is triggered at the ARM926EJ-S. The allocation to the faulty word is no longer possible for the ARM due to I Cache. However, it is advisable to configure the MMU correspondingly so that an exception to the ARM926EJ-S is generated in this case. In this case an MMU Exception is triggered when the memory area is left.

The I- and D-Cache has a byte parity. The I- and D-Tag RAM is also parity-protected. If an error occurs while reading on the I-Cache or the corresponding I-Tag entry, the error cause (I\_Cache\_Parity, I\_Tag\_Parity) is stored in the SCRB register 'EDC Event' (see Chapter 5.3.8) and the interrupt 'EDC\_Event' IRQ48 is triggered (see Chapter 5.4.1). An error while reading on the D-Cache or the corresponding D-Tag entry causes the entry (D\_Cache\_Parity, D\_Tag\_Parity) in the 'EDC Event Register' with the interrupt 'EDC\_Event'. To delete the EDC Event Register has to be overwritten with '0h'.

After a reset the parity bits are undefined. The software has to initialize the caches (each cache line has to be initialized in a loop). Up to this moment the parity logic is disabled. Control is carried out through the SCRB register 'EDC\_PARITY\_EN' (see Chapter 5.3.8). The 'I\_CACHE\_PAR\_EN Bit' enables the parity bits of the I-Cache and I-Tag and the 'D\_CACHE\_PAR\_EN Bit' enables the parity bits of the D-Cache and the D-Tag. After a reset both bits are set to '0' and the parity bits are disabled. After the cache initialization the software has to set these bits to '1'.

# 3.4.3 ARM926 Tightly Coupled Memories (ARM926\_TCM)

The I- and D-TCM are located in the TCM\_Block\_926. The TCM configuration encompasses 256 kbytes for Instruction and Data TCM (I/D-TCM). The memory operates with the cycle rate of the processor 125/250 MHz. The memory consists of segments of 64 kbytes that can be assigned to either the Instruction or the Data TCM. This results in a configurable memory

24

size of 0 - 256 kbytes for the I-TCM at 256 - 0 kbytes for the D-TCM. After the reset the TCM926 configuration is set to 256 kbytes D-TCM. The final settings is carried out during booting by the Bootloader (software) in the SCRB register 'TCM926\_Map' (see Chapter 5.3.8). After this reconfiguration the bootloader still has to display the TCM memories in the coprocessor interface (CP15 c9) in the address area (see Chapter 5.1.1, 5.1.2). Note that the I-TCM and D-TCM can only be displayed in the address area in a size of  $2^n$  steps. If, for example, a physical size of I-TCM = 192 kbytes / D-TCM = 64 kbytes was selected in 'TCM926\_Map Register', the ARM926 can only assign an address area of 256 kbytes to the I-TCM and the desired address area of 64 kbytes to the D-TCM. The values 256 kbytes for I-TCM and 64 kbytes for D-TCM are therefore to be read out in the coprocessor interface of the ARM926 (CP15 c9).

The software may then not access the unassigned area / hole (I-TCM: 192 – 256 kbytes). If access is carried out in the unassigned area from ARM926, either the 'Invalid I-TCM926 Access Interrupt' (access in the hole of I-TCM) or the 'Invalid D-TCM926 Access Interrupt' (access in the hole of D-TCM) is triggered (see Chapter 5.4.1).

Unpredictable accesses in the I/D-TCM hole can <u>not</u> be intercepted by the ARM926, the 'Invalid I/D-TCM926 Access Interrupt' is generated. The situation can be mastered if the MMU codes out the hole and 'Invalid I/D-TCM926 Access Interrupt' is blocked. The MMU does not see any unpredictable accesses.

In the implementation an address area of 256 kbytes is assigned respectively for the I-TCM and the D-TCM. This ensures all the possible combinations of the distribution between I-TCM and D-TCM. After the insertion the I-TCM lies in the ARM926 address area from  $0x0000\_0000h$  and the D-TCM from  $0x0800\_0000h$ . Further information about the TCMs is available in /7/.

Only the ARM926 D\_TCM can be reached from the AHB. If an access into the unassigned range of D-TCM is carried out from an AHB master, access is prevented and a time-out (QVZ) interrupt is triggered (see Chapter 3.10.1).

AHB access to the D-TCM is effected through the 'DMA-DTCM Access Controller'. The I-TCM is only served by the ARM926EJ-S and cannot be accessed by the AHB.

The boot process for the I-TCM is effected as follows:

In the boot ROM a primary bootloader runs that loads a secondary bootloader from the boot medium into the D-TCM in such a manner that after the switchover to the I-TCM the secondary bootloader is located behind the interrupt entry table. If an external host is responsible for booting, it transfers the secondary bootloader into the D-TCM.

After the secondary bootloader has been loaded, this 64 kbyte segment is switched over to the I-TCM. The loaded secondary bootloader is not lost during the changeover to the I-TCM. Figure 6 shows the course of the loading of a code image into the D-TCM (for example secondary bootloader). After the PowerOn Reset the TCM926 configuration is set to 256 kbytes D-TCM. Since the assignment of the SRAM blocks in the I-TCM and D-TCM memory is completely twisted, the bootloader has to fill up the code image in 64 kbyte blocks from the lower D-TCM block upwards. The address order is not twisted in the respective TCM block. After the download to the D-TCM the final TCM926 configuration is set in the TCM926\_MAP register (see Chapter 5.3.8). Subsequently the bootloader has to insert the TCM memories in the coprocessor interface (CP15 c9) into the address area.

The primary bootloader then hands over to the loaded secondary bootloader in which the user then continues the application-specific booting process. One task of the secondary bootloader is to fill a code images into the I-TCM. Two options are available to this purpose:

- The secondary bootloader sets the final required TCM926 configuration in the TCM926\_MAP register (see Chapter 5.3.8). Afterwards the code image can be transferred from the boot medium into the I-TCM behind the secondary bootloader.
- First the 64 kbyte segment that is already assigned to the I-TCM is filled completely. Afterward the code image is loaded further into the D-TCM in the correct order (see Figure 6). After the download to the D-TCM the final TCM926 configuration is set in the TCM926\_MAP register (see Chapter 5.3.8). The secondary bootloader still has to also insert the final configuration of the TCM memories into the coprocessor interface (CP15 c9) into the address area.

The GDMA can also be used to load the code image into the D-TCM. In the case of a booting process from the host it will load the code image into the D-TCM.

The primary bootloader has to set up a page on the D-TCM (boot RAM) in the 8 page registers of the XHIF for booting from an external host. The remaining pages can subsequently be set up specifically by the external host. It is advisable to lay further pages on the PN-IF, PER-IF, EMC-SDRAM / EMC-SRAM, GMDA and APB Peripherals.




Figure 6: Booting the I-TCM ARM926EJ-S

The I- and D-TCM is provided byte-by-byte with an EDC code (5 bits per byte, 1Bit Error correctable, 2Bit Error recognizable). If an error occurs while reading, the error cause (I/D-TCM926-1B: 1Bit Error corrected or I/D-TCM926-2B: 2Bit Error recognized) is stored in the SCRB register 'EDC\_EVENT' (see Chapter 5.3.8) and the interrupt 'EDC\_Event' IRQ48 is triggered (see Chapter 5.4.1). To delete the EDC Event Register has to be overwritten with '0h'.

After the ARM926-TCM reset (assignment see Figure 29: Reset matrix of the ) an initialization of the complete TCM is carried out automatically by the hardware. The initialization process for the complete I-/D-TCM amounts to approx. 16.5  $\mu$ s. Completion of this initialization is signaled in the SCRB Register 'EDC\_INIT\_DONE' (see Chapter 5.3.8) (I\_TCM926\_INIT\_DONE, D\_TCM926\_INIT\_DONE). The EDC logic can also be disabled through the SCRB Register 'EDC\_PARITY\_EN' (see Chapter 5.3.8). The bit 'EDC\_DISABLE\_ARM926' disables the EDC logic, but the EDC logic always have to be activ. After the reset the EDC logic is enabled.

The D-TCM can be written and read by the AHB masters (PN-IP, Host Interface, GDMA). During access by one of these masters to the D-TCM the ARM is stalled (pipeline halted). As a rule this stall lasts only one processor cycle per word transfer to carry out the transfer from the 'DMA-DTCM Access Controller' (part of the ARM926 subsystem) to the D-TCM and vice versa. Arbitration is carried out in round-robin scheduling, meaning that the accesses to the D-TCM are always carried out alternatively by the ARM and the 'DMA-DTCM Access Controller'. A new arbitration is also carried out at a burst transfer after every single access.

EAS 926 , 250 MHz		access types								Description:	
Memory area	AHB write access	AHB read access	AHB read getting an ECC detect	AHB read getting an ECC error	TCM write access	TCM read access	TCM read ECC detect	TCM read ECC error	ok	no error	
ITCM area (from AHB not possible)	na1	na1	na1	na1	ok	ok		I-TCM926-1B + I-TCM926-2B	na1	not availiable / access is not possible	
ITCM area hole (from AHB not possible)	na1	na1	na1	na1	Invalid I- TCM926 Access	Invalid I- TCM926 Access	na2	na2	na2	not availiable / access never issues an ECC detect/error	
ITCM area mirror (not possible)	na1	na1	na1	na1	na1	na1	na1	na1	AHB error D-TCM926-1B	AHB error response via HRESP AHB ECC detect signal	
DTCM area	ok	ok	D-TCM926-1B	D-TCM926-1B + D-TCM926-2B	ok	ok	D-TCM926-1B	D-TCM926-1B + D-TCM926-2B	D-TCM926-2B	AHB ECC error signal 8ns width for the DTCM	
DTCM area hole	na1	na1		na1	Invalid D- TCM926 Access	Invalid D- TCM926 Access		na2	I-TCM926-1B	AHB ECC detect signal 8ns width for the ITCM	
DTCM area mirror (not possible)	na1	na1	na1	na1	na1	na1	na1	na1	I-TCM926-2B	AHB ECC error signal 8ns width for the ITCM	

Table 2 lists the various ARM926EJ-S access types with the possible errors I./D-TCM and the AHB:

Table 2: ARM926EJ-S Access types to I-/D-TCM / AHB

# 3.4.4 Memory Management Unit (MMU)

The MMU (see ARM926EJ-S Technical Reference Manual /7/) supports a 'demand page virtual memory' system which is required by operating systems such as Linux or eCos depending on the application. The MMU contains the access protection mechanisms for all the memory accesses. The address translation, the access protection and the region type are stored in a TLB (Translation Lookaside Buffer). Separate TLBs are available for Instruction and Data. These TLBs are automatically evaluated or updated respectively by the MMU hardware.

- Page size: 1 Mbyte, 64 kbytes, 4 kbytes and 1 kbyte
- Separate TLBs for Instruction and Data
- Access attributes can be changed without a TLB Flush

- Fast Context Switch allows a virtual address remapping in a range of 0 32 Mbytes
- TLB entries can be locked

The MMU RAMs do not have a parity!

# 3.4.5 Bus interface of the ARM926 processor

The ARM926 processor has a separate AHB interface for Opcode fetches (ARM926-I) and data transfers (ARM926-D). The interfaces operate with 125 MHz. The databus and address bus width amounts to 32 bits each. The data bus interface operates via a "write buffer" (16-step FIFO). When the "write buffer" is used, data write sequences are transferred to the "write buffer" and the data unit of the processor can continue processing immediately. Further information about the bus interface and about the "write buffer" is available in /7/.

# 3.4.6 ARM926 Embedded Trace Macrocell (ETM9), Trace Buffer (ETB11)

For debug support an ETM9 revision r2p2 (medium+ module with integrated trace buffer (ETB11), that allows an Instruction and Data trace, is activated in the ERTEC 200P at the ARM926EJ-S system. The trace buffer has a size of 2Kx32 bits and supports both ARM926 clocks (125 / 250 MHz).

The ETM module receives all the signals necessary for the Data and Instruction trace from the processor. The ETM9 module is operated through the JTAG interface. The trace information is entered via an FIFO in the internal trace buffer.

Only the half-rate mode is supported as the clock mode. In this case the trace clock runs at half the processor frequency (62.5 MHz at 125 MHz processor cycle) and the trace data have a maximum change frequency of 125 MHz. The debugger accepts the data with both trace clock edges.

A detailed description of the ETB11 and the corresponding programming interface is provided in the document 'ETB11 Technical Reference Manual (ARM DDI0275B)' /46/.

# 3.4.7 Debug configuration

2 TAP controllers are circuited in the JTAG chain (see also Chapter 3.4.8):

- TAP#0: ETB from ARM926EJ-S
- TAP#1: ARM926EJ-S

This results in the following chain:

•  $TDI \rightarrow ETB \rightarrow ARM926EJ-S \rightarrow TDO$ 

The number of 'Instruction Register Bits' amounts to (see Figure 7):

- IR-Length ETB: 4 bits
- IR-Length ARM926EJ-S: 4 bits

Figure 7: JTAG chain

#### 3.4.8 Debug Interface ARM926EJ-S

Only external debuggers with JTAG interface are supported.

To this purpose the pin 'CHAIN\_CTRL' is defined as the VDD supplier. The JTAG interface encompasses the standard signals (XTRST, TCK, TDI, TMS, TDO and XSRST). In addition the RTCK Clock output is made available. A JTAG cycle rate of TCK = 32 MHz is possible for debuggers that support RTCK. Otherwise the maximum cycle rate only amounts to TCK = 16 MHz.

The two signals DBGREQ and DBGACK are furthermore supported via the JTAG interface for the ARM926EJ-S. When DBGREQ is active, the external debugger forces the ARM926EJ-S directly into the debug state. DBGACK active signals the debugger that the ARM926EJ-S is in the debug state. Both signals lie as an alternate function on the GPIO31-0 pins. Before these debug signals can be used, they have to be enabled in the GPIO31-0 block. If DBGREQ is not enabled in its alternate function, DBGREQ is switched inactive internally and the ARM926EJ-S is not in the debug state.

#### **3.5 ERTEC 200P internal busses**

The ERTEC 200P has 2 internal bus systems. These are a high-performance communication bus (multi-layer AHB) and an I/O bus (APB).

All 6 masters (ARM926-I, ARM926-D, PN-IP-M1, IRT PN-IP-M2, GDMA Controller, Host Interface) and the slaves (D-TCM926, Interrupt-Controller (ARM-ICU), GDMA-Register/Memory, External Memory Controller (EMC), APB Bridge, Peripheral Interface (2 connections) and PN-IP are connected directly to the multi-layer AHB that is characterized by a high data transmission rate and bus availability.

Through an AHB/APB bridge the masters can access the remaining peripherals that are connected to a low-performance I/O bus (APB). The AHB/APB bridge is the only master at the I/O bus.

#### 3.5.1 The communication bus (multi-layer AHB)

The multi-layer AHB bus is a 32-bit-wide multi-master-compatible bus. It runs with 125 MHz and has the functionality of the ARM AHB Lite bus.

6 AHB masters can access various slaves simultaneously by switching together several AHB segments in the "multi-layer AHB" (see Chapter 3.1).

In the case of simultaneous access by several masters to one slave an arbiter decides to which master this slave is assigned.

Due to the multi-layer architecture there is no retry functionality at the AHB (AHB Lite). Similarly the split functionality is not supported (AHB Lite).

The lock functionality can be enabled for the the ARM master (ARM926-D) in the SCRB Register  $M\_LOCK\_CTRL$ . By default the lock functionality is disabled. The ARM926-I master cannot generate a lock.

The APB module allows the following access:

AHB-module (Slave)	allowed access	note
PN-IP	8/16/32 bit	databus: 32 bit
Peripherie-Interface	8/16/32 bit	databus: 32 bit
EMC Memory	8/16/32 bit	databus: 32 bit
EMC Register	8/16/32 bit	databus: 32 bit
GDMA (RAM + Register)	only 32 bit	databus: 32 bit
ARM-ICU	only 32 bit	databus: 32 bit
ARM926 - TCM	8/16/32 bit	databus: 32 bit

#### 3.5.1.1 AHB arbiter

Each of the AHB arbiters uses the same arbitration process. By default round-robin is set. A fixed priority assignment of the AHB masters (see 5.3.8) can be set as an alternative arbitration algorithm by programming the bit ARB\_MODE in the SCRB Register M\_LOCK\_CTRL (see Table 3). However, this should not be done in view of the dynamic processes at the multilayer AHB.

With round robin as the arbitration process reciprocal blocking of the AHB masters at the multi-layer AHB is prevented for a longer period (see Section3.5.1.2).

PRIORITIES	MASTER	REMARKS
6	Host Interface	Highest priority
5	GDMA	
4	PN-IP-M1	
3		
2	ARM926-D	
1	ARM926-I	Lowest priority

Table 3: Fixed priority assignment (no default)

#### 3.5.1.2 The AHB master-slave coupling

The respective masters are not connected with all slaves within the "multi-layer AHB". The following table shows which AHB master is connected with which AHB slave.

AHB-Master	D-TCM 926	ARM- ICU	GDMA	EMC	APB	PER- Host	PER- PN	PN-IP
ARM926-D (AHB Burst Breaker)		Х	Х	Х	Х	Х		Х
ARM926-I (AHB Burst Breaker)				Х	Х			
GDMA	Х		Х	Х	Х	Х		
Host Interface	Х		Х	Х	Х	Х		Х
PN-IP-M1	Х			Х				
PN-IP-M2							Х	

#### Table 4: AHB master slave coupling

#### Note:

The AHB masters may not keep a slave arbitrated for too long to ensure that long blockades do not occur during access to a slave. This could happen, for example, when the ARM926-D master has too many transactions to the EMC slave in its write buffer. Another master (for example Host Interface or PN-IP-M1) would be blocked for this time in accessing the EMC

slave and would have to wait in wait mode until the ARM926-D master releases the EMC slave again.

The ARM926-D and ARM926-I masters have a burst breaker at the AHB access that enforces an idle phase for a clock after a number of consecutive address phases that has to be configured. In this idle phase a different AHB master can the access the AHB slave. This is possible because rearbitration at an AHB slave can only be carried out when a master enables this AHB slave (idle phase). As the burst breaker is disabled per default, the application has to enable the burst breaker, see application note, claus 3.3.8.

#### <u>Note:</u> All the AHB participants operate in Little-endian mode.

# 3.5.2 The I/O bus (APB)

The APB bus is a 32-bit-wide bus. The bus frequency amounts to 125 MHz. The APB bus in the ERTEC 200P has an extended functionality compared to the ARM APB bus (see Chapter 3.7). Compared to the standard APB bus it provides the option of using variable timing (Wait-states) and byte enables. The waitstate and byte enable capability is attained by inserting sideband signals. This makes is possible to also access peripherals byte-by-byte.

Only the AHB/APB bridge has master functionality on the APB. All the peripheral blocks of the APB are operated as a slave.

The AHB/APB bridge has a one-level write buffer.

APB-modul	allowed access	note				
SCRB	only 32 bit	databus: 32 bit				
Boot-ROM	8/16/32 bit	databus: 32 bit				
Host-Interface (XHIF)	only 32 bit	databus: 32 bit				
UART	16/32 bit	databus: 16 bit, i.e. the upper 16 bit will be ignored				
F-Timer	only 32 bit	databus: 32 bit				
Timer 0-5	only 32 bit	databus: 32 bit				
Watchdog	only 32 bit	databus: 32 bit				
I2C	8/16/32 bit	databus: 8 bit, i.e. the upper 24 bit will be ignored				
SPI	16/32 bit	databus: 16 bit, i.e. the upper 16 bit will be ignored				
GPIO	only 32 bit	databus: 32 bit				
I-Filter	8/16/32 bit	databus: 32 bit				
Peripherie-Interface	8/16/32 bit	databus: 32 bit				

# The APB module allows the following access:

# 3.6 Peripherals at the communication bus (multi-layer AHB)

The function blocks connected to the AHB all have 32-bit-wide interfaces.

# **3.6.1** ARM926 Interrupt Controller (ARM-ICU)

# 3.6.1.1 Overview

The Interrupt Controller Unit (ICU), supports both IRQ (Interrupt Request) and FIQ (Fast Interrupt Request) interrupt levels which are named in the following IRQ subblock and FIQ subblock. This overview Chapter describes the functionality using the IRQ subblock. The following sections discuss the differences between the IRQ subblock and the FIQ subblock.

The Interrupt Controller Unit both in the IRQ subblock and in the FIQ subblock consists of three functional units described in detail in the following sections.

The following overview provides an impression of the operation of the ICU:

- 1. The specific preprocessing for each interrupt is performed in the first functional unit of the IRQ subblock. This preprocessing includes:
  - Enable and disable of interrupts
  - Settings for trigger modes
  - Processing of software interrupts, etc.

When an interrupt event occurs at the ICU input, this preprocessing is performed initially before the interrupt is entered in the Interrupt Request Register (IRREG, can be read by the software).

- 2. The second functional unit is responsible for decoding the priorities (priority resolving) for each interrupt. It is determined in each clock:
  - Whether a pending interrupt will be forwarded to the third functional unit
  - If several interrupts are pending, which of these have the highest priority.
- 3. This interrupt (or its priority) is compared in the third functional unit (postprocessing, ICU-ISR) with any interrupt currently being processed by the software (using the priority).
  - If the pending interrupt is valid, namely has the appropriate priority, it will be reported to the CPU.
  - The CPU must confirm each interrupt with an access to the Acknowledge Register (IRQACK). This causes the appropriate bit for the interrupt number to be set in the In-Service-Register (ISREG) and cleared in the IRREG.
  - After completion of the Interrupt Service Routine by the CPU, the ICU requires an End-of-Interrupt command (EOI, a write access of the CPU to the register of the same name) to inform the ICU about the end of the interrupt processing and to initiate the clearing of the corresponding bits from the ISREG.

# 3.6.1.2 Interface

The Interrupt Controller Unit (ICU) operates with an operating clock of 125 MHz and is fully synchronous. The ICU receives a reset that is not synchronized. The ICU can correctly process interrupts asynchronous to the operating clock provided each signal level lasts **at least two clock periods** or synchronous to the operating clock provided each signal level lasts **at least least one clock periods**. Incoming interrupts are synchronized over two clock cycles to the operating clock of the ICU.

The ICU supplies a separate output signal to serve both interrupt levels of the CPU (FIQ and IRQ). The interrupt processing within the ICU is performed in separate subblocks for FIQ and IRQ. The output signals for the CPU are level-triggered and "active high". The signals are inverted on the Toplevel before connecting to the appropriate inputs of the ARM926EJ-S. The output signals become inactive again when the interrupt from the CPU is confirmed or when the Interrupt Request is masked by the CPU before it is acknowledged.

The IRQ subblock supports 96 interrupt inputs; the FIQ subblock supports 8 interrupt inputs.

Each interrupt source of the IRQ subblock can be placed on each interrupt input of the FIQ subblock, where the selected interrupt sources also continue to remain active in the IRQ subblock. The "FIQ0" is the exception, because no IRQ can be placed on it. For the configu-

ration of the assignment by the software, the numbers of the selected IRQ inputs are entered in the  $FIQ\_SEL1 - FIQ\_SEL< 8 - 1>$  registers. Although the  $FIQ\_SEL0$  register can be read and written, it is not further processed by the hardware.

Note that both IRQs and FIQs are edge-triggered as initial setting. If level triggering is set, the interrupt at the source must be removed, otherwise it will issue a new interrupt (IRQ or FIQ) to the CPU after the acknowledge. Note further that only high active level (in level triggering mode) is supported by ICU whereas in edge triggering mode both edges are supported. IRQ and FIQ must always be set to the same triggering. Because this is not checked by the ICU, it must be ensured by the software. In addition, the software should normally mask the IRQ input in the IRQ subblock used as FIQ, because otherwise both an IRQ and FIQ will be signaled to the CPU when the interrupt occurs.

The interrupt with number "0" in the IRQ subblock is not stimulated by any interrupt source. The Fast Interrupt with number "0" cannot be assigned by any arbitrary IRQ input but is clamped statically in the ICU itself to "inactive".

The interrupt with number "0" may not be used either in the IRQ subblock or in the FIQ subblock. "IRQ0" **outside** the ICU is clamped to the inactive level; the "FIQ0" **inside** the ICU is clamped to the inactive level. This means that a differentiation between the default vector and the interrupt vector with number "0" is no longer necessary which simplifies the process-ing of the default vector by the software.

The ICU supports the AHB-Lite protocol. The ICU has a 32-bit wide data bus. Word accesses only are supported.

# 3.6.1.3 Interrupt aquisition

An interrupt to an input signal can be recognized both on an edge and on the level of the input signal. This trigger mode can be separated for each interrupt input by setting the appropriate bit in the TRIGREG register. Level-triggered interrupts are acquired as "active high". The initial setting for each interrupt is the detection of the positive edge.

- In edge-triggered mode, each level on the input for synchronous signals must be stable for at least one clock, for asynchronous signals for at least two clocks.
- In level-triggered mode, an active level must be present until the CPU confirms this interrupt with an acknowledge.
  - When in level-triggered mode an interrupt is still active at the end of the processing (acknowledge and EOI), a further interrupt will be output to the CPU as soon as the corresponding bit in the ISREG has been cleared by the EOI command and no higher-priority interrupt is present.
  - When in level-triggered mode an interrupt is removed by the source before the CPU can confirm it with an acknowledge, however after the removal of the interrupt the CPU nevertheless performs an acknowledge, the ICU returns the default vector (null vector) as interrupt vector.

The edge (rising/falling) for which the ICU detects an interrupt on an input set to edge triggering can be set separately for each interrupt input by setting the appropriate bit in the EDGEREG register.

An interrupt detected at the input will be entered in the Interrupt-Request register. If no Interrupt mask is set, the Interrupt will be forwared to the priority decoder. The entry will be cleared when the corresponding interrupt is confirmed by the CPU with an acknowledge and so will be entered in the In-Service register. Each bit in the Interrupt Request register can be cleared using an appropriate command issued in the IRCLVEC software register passing the number of the bit to be cleared. The bit is cleared when a write access to IRCLVEC is detected.

Each interrupt can also be triggered other than using the appropriate ICU input signal by setting the appropriate bit in the Software Interrupt registers (SWIRREG/FIQ\_SWIRREG). After setting the bit, no minimum time must be observed for the renewed clearing of the bit.

To allow several interrupts to be triggered simultaneously, the SWIRREG consists of several 32-bit registers. A software interrupt is forwarded directly to the IRREG and then handled like every other interrupt. The same procedure applies to the fast interrupts triggered in the register FIQ\_SWIRREG. The following section discusses the software interrupts depending on the trigger mode:

- In level-triggered mode, the Interrupt Request register (IRREG or FIQ\_IRREG) is affected directly by the SWIRREG or FIQ\_SWIRREG. Under the prerequisite that no interrupt is present at the ICU input, a bit in the Software Interrupt register represents the corresponding bit in the Interrupt Request register.
- In edge-triggered mode, a bit is set in the Interrupt Request register when the appropriate bit in the Software Interrupt register indicates a rising edge.

#### Warning:

There is a difference for the processing of software interrupts compared with normal interrupt sources: when the software triggers an interrupt by setting the appropriate bit in the Software Interrupt register, but clears it again with a clear command using the IRCLVEC software register, the corresponding bit in the Interrupt Request register will be inactive for only one clock and then becomes active again immediately, i.e. in interaction of software interrupt and clear command – and only in this regard – the software interrupt is always treated as level-triggered.

#### **3.6.1.4** Interrupt masking / priorisation

The ICU provides the capability to individually mask each interrupt. The setting is made using the appropriate bit in the MASKREG register. The masking does not have any effect on the Interrupt Request register. Masked interrupts are neither forwarded to the CPU nor do they prevent the forwarding of non-masked interrupts with lower priority.

Each interrupt can be enabled and disabled by using the appropriate bit in the MASKREG or FIQ\_MASKREG register. The interrupts are masked at the outputs of the Interrupt-Request register (IRREG or FIQ\_IRREG). This means that a pending interrupt is also entered in the Interrupt Request register when it is masked. After reset, all mask bits are set und thus all interrupts disabled.

A single command can be used to disable all interrupts in the IRQ as well as in the FIQ subblock as if all mask bits were set. However, to revoke the global masking of all interrupts, only those interrupts not individually masked are activated.

Note that the reset value of the global mask bit differs in each subblock: The reset value in IRQ block is '1' (all ints are masked by default), the reset value of the FIQ block is '0'.

Not only each IRQ but also each FIQ receives its own freely selectable priority. The software can set the priority using the PRIOREG0 – PRIOREG<96 - 1> or FIQPRIOREG0 – FIQPRIOREG<8 - 1> register. The value range for the priorities is:

- "0" to 96 1 for IRQs and
- "0" to 8 1 for FIQs.

Where the "0" value means the highest priority. After reset, all registers have the lowest priority.

The ICU treats all interrupts in their priority order. If several interrupts are present, the ICU selects the interrupt with the highest priority. If in this case two priorities are identical, the interrupt with the smaller number will be processed first.

The same priorities will be caught by the ICU as follows: when interrupts have the same priorities, the interrupt number is used as second priority level, where the following rule also applies here: the lower interrupt number has a higher priority than the higher interrupt number. However, it remains true that when an interrupt is already being processed by the CPU, it will not be interrupted by another interrupt of the same priority. This interrupt will be processed only when the first interrupt has been processed and that with the same priority is still present as next interrupt.

The ICU suppresses all interrupts whose priorities are less than or equal to the value that the software has parameterized in the LOCKREG register. This function can be enabled or disabled using the LOCKREG\_ENABLE register bit. All interrupts locked using the LOCKREG register will still be entered and stored in the Interrupt Request register, but no longer participate in the priority resolution.

If concurrently to the write access to LOCKREG, an interrupt with an affected priority occurs, the interrupt signal is initially set to the CPU, but will be cleared again after two clocks at the latest. If the CPU, despite removed interrupt signal, performs an acknowledge, the default vector will be returned as interrupt vector.

This also means: in the same clock in which the information is written from the AHB bus into the LOCKREG register. If the interrupt request has already been pending longer without it being acknowledged and the software now writes this LOCKREG with the same or higher priority, the default vector will be entered as interrupt vector also two clocks after the LOCKREG was written.

If interrupts have been locked using LOCKREG, they will still be entered in the Interrupt Request register. As soon as the LOCKREG function is deactivated, these stored interrupts participate again in the priority resolution and possibly initiate an interrupt.

A pending and valid interrupt leads to an active IRQ output. A pending and valid fast interrupt leads to an active FIQ output.

# 3.6.1.5 Interrupt post-processing

The acknowledge of interrupts by the CPU is performed with a read access to the IRQACK or FIQACK register, where the ICU returns the number of the current pending interrupt with the highest priority. The bit with the corresponding number will be set in the In-Service register (ISREG) and the IRQ or FIQ signal to the CPU is removed.

The ICU outputs a default vector when an acknowledge is performed although no interrupt is present on the CPU. The null vector is used as default vector. The internal status of the ICU with regard to IRREG and ISREG does not change.

A default vector can occur:

- 1. When the ICU receives an acknowledge command without it previously outputting a pending interrupt.
- 2. When the source of a level-triggered interrupt removes it before being confirmed by the CPU.
- 3. When an interrupt input is masked or a clear command is performed for an interrupt input while concurrently an interrupt occurs at this input. Because the CPU commands

arrive at the interrupt controller with a time delay, the interrupt is initially forwarded to the CPU, however, removed after the command takes affect. If, however, the CPU responds with an acknowledge, the interrupt controller can only assign the default vector, because in the meantime a valid interrupt is no longer present.

4. If the time between acknowledgment and the End of Interrupt event is less than 3 ICU clock cycles, the Interrupt line to the CPU may rise again, although there is no interrupt present. In this case the CPU will read the default vector.

Each set bit in the ISREG causes all interrupts with the same or lower priority to be disabled. All occurring interrupts will be detected independent of their priority and entered in the IRREG. Bits set in the ISREG, however, cause only interrupts with a higher priority (higher than all interrupts represented by these bits) to output an the interrupt to the CPU. Only when a bit in the ISREG is cleared by the EOI command will the interrupts with the same or lower priority be reactivated.

If during the processing of an interrupt, namely between acknowledge and EOI, an interrupt with higher priority occurs and also confirmed by the CPU with acknowledge, the corresponding bit will be set in the ISREG in addition to the previously set bits.

The ICU detects the end of the interrupt processing by the EOI command that results from any write access to IRQEND or FIQEND. Each EOI clears the bit in the ISREG that belongs to the interrupt that currently has the highest priority.

The Interrupt Controller Unit does not require any further information from the CPU to identify the interrupt whose bit must be cleared in the ISREG (non-specific EOI command).

If more than one bit is set in the ISREG because during the currently running interrupt process interrupts with higher priority have occurred, the EOI command clears the bit that belongs to the currently processed interrupt with the highest priority.

To ensure that the entry in the ISREG with the highest priority matches the interrupt for which the last acknowledge was issued (i.e. that currently being processed by the CPU), the assignment of the priorities may no longer be changed after an acknowledge.

The ICU considers the interrupt processing to have finished completely when all bits in the ISREG have been cleared. When the last bit has been cleared in the ISREG, all interrupts with lower priority that have been entered in the Interrupt Request register in the meantime will also be further processed.

## **3.6.1.6** Special functions

The ICU permits the additional confirmation of an interrupt by any write access to the FIQACK/IRQACK register. This function is deactivated after reset and must be activated prior to use with the UNLOCK\_RD\_ONLY\_ACK register bit (for each IRQ/FIQ block seperately).

This acknowledge using write access is destructive. This means the vector number of the confirmed interrupt then cannot be fetched using the ACK or the FIVEC register. Consequently, this function must be enabled prior to its use.

As an additional special function, there is an ID register that contains the implemented version number of the ICU. The software can read this version number.

The ICU contains an ID register that contains the currently implemented version number of the IP. The software can fetch this version number. Each subblock (FIQ/IRQ) has its own version register. The ICU ID can be obtained from the register descriptions.

## 3.6.1.7 Debug functions

The CPU can fetch the vector number of the currently pending interrupt on the CPU without confirming it. For this purpose, the vector number can be fetched using two different addresses, one of which performs the acknowledge with the read access and the other is provided only for debug purposes.

An interrupt that was reported to the CPU using the IRQ or FIQ signal is acknowledged with a read access to the interrupt vector register (IRQACK or FIQACK). Because this access is destructive, namely, the vector number can no longer be read after the acknowledge, the additional address allows the vector to be fetched for debug purposes without initiating any further processing.

The ICU has an input 'Debug acknowledge' (coming from the ARM926) that can act directly on the global mask bit. This procedure can be enabled and disabled using the MASK\_ALL\_INPUT\_EN software register.

## 3.6.1.8 Miscellaneous

## 3.6.1.8.1 Synchronizing the inputs

All incoming interrupts are synchronized in two stages to the operating clock of the ICU. It must be guaranteed that interrupts at the asynchronous inputs must remain at least two clocks of the operating clock so they can be reliably detected by the ICU.

Note: All level triggered interrupts has to be high active. Low Active level triggered interrupts are not supported by ICU.

The CPU can use the DBG\_ACK signal (coming from the ARM926) to permit direct throughput to the global Enable Bit of all interrupts in the ICU. Because this signal comes from the CPU, and thus from another clock domain, the signal in the ICU is synchronized twice to the operating clock.

## 3.6.1.8.2 Bus interface

The ICU contains a standard AHB slave interface working in accordance with the AHB Lite protocol. The data width is 32 bits. Word, halfword and byte accesses are permitted. Bursts are commuted into single accesses.

#### 3.6.1.8.3 Sequences

The following is a typical interrupt cycle:

- 1. A valid interrupt is pending at the input. Valid here means that the correct edge has been detected (assuming: edge-triggering activated) and the interrupt has not been entered in the interrupt request register yet.
- 2. This interrupt is then entered in the interrupt request register.
- 3. Before this interrupt now takes part in the priority logic, it is checked if it is masked. If it is not and if the interrupt locking feature is deactivated, the interrupt takes part in the priority check. At the end of the priority check, the interrupt or its number which is active and has the highest priority is displayed. If there is no interrupt pending, the priority check does not display anything.
- 4. It is then checked if this interrupt with the currently highest priority has a higher priority than the one which might currently be processed i.e. which is "in service". If the

pending interrupt has a higher priority, the ICU activates the interrupt output in the direction of the CPU.

This means that the CPU recognizes an exception at the interrupt input and executes its interrupt service routine:

- 5. The IRQACK register is read, which indicates the interrupt that currently has the highest priority and wants to interrupt the CPU.
- 6. The reading of the IRQACK register triggers an acknowledge process in the ICU in which the set bit is deleted from the interrupt register and entered (set) in the in-service register. The ICU memorizes internally that this interrupt is currently processed. The ICU even memorizes the sequence in which the interrupts have been acknowledged in the case of nested interrupts or several interrupts occurring simultaneously. This is mandatory since the CPU issues an end-of-interrupt command after the execution of the interrupt service routine, by carrying out a write access to the EOI register. The ICU recognizes this and deletes the corresponding bit from the in-service register and also simultaneously cancels the above-mentioned flag.

#### 3.6.1.8.4 Operating rules

#### Reconfiguration of priorities

Although the ICU can handle the same priorities for several interrupts, the following has to be taken into account for the reconfiguration: The reconfiguration of priorities is only permissible when there are no interrupts "in service" anymore. To ensure that no unforeseen event occurs during that time, the software has to mask both interrupts having the same priority.

#### Level-sensitive interrupts

It has to be taken into account that a level-sensitive interrupt is acknowledged at its source (i.e. the level reset there) before it is acknowledged on the software side. This is necessary because otherwise another entry would be made in the interrupt request register for this interrupt.

#### Acknowledgement of the FIQs with write access to acknowledge register

The software also has the option of carrying out the acknowledgement of the FIQ interrupt via a write access to the FIQACK register. For that it has to be noted that this write access is destructive and the number of the fast interrupt which triggered the interrupt on the CPU is lost irrevocably. Therefore, in this operating mode, the CPU has to know exactly who triggered the fast interrupt.

#### Using IRQs as FIQs

IRQ and FIQ always have to be set to the same triggering. This is not checked by the ICU and has to be ensured by the software. Moreover, the SW should normally mask the IRQ input in the IRQ sub-block used as FIQ since otherwise an IRQ as well as an FIQ is signaled to the CPU upon the occurrence of the interrupt.

#### **Identical priorities**

Identical priorities are intercepted by the ICU as follows: If interrupts have the same priority, the interrupt number is used as the second priority level, whereby the following applies: The lower interrupt number has a higher priority than the higher interrupt number. The following nevertheless applies additionally: If an interrupt is already processed by the CPU, it cannot be interrupted by another interrupt of the same priority. Only when the first one has been executed and the next pending interrupt is still the one of the same priority, is this interrupt processed.

Hardware latencies in certain back2back software accesses

Due to hardware latencies, an old and wrong data item might be read back in the following back2back accesses (described is a writing on the first and immediate reading of the second register):

IRCLVEC -> IRQACK IRCLVEC -> IRREG1-5 IRCLVEC -> SWIRREG1-5 LOCKREG -> IRQACK MASK -> IRQACK IRQACK->IRREG1-5

Furthermore there is following problem: If the ICU assigns an interrupt and the software acknowledges it followed by a "fast" EOI (fast means, that the EOI is issued 1-3 operating clock cycles after acknowledge), the ICU outputs a new interrupt due to internal hardware latencies. This new interrupt is deleted again after a few clock cycles. When the CPU acknowledges this interrupt it will read the default vector. This scenario is only a performance issue but not a functional one. Besides it is currently not known that any CPU is as fast as to perform such a fast EOI after acknowledge.

## Deletion of interrupts during the reset phase

If the ICU is in reset and there are already high levels pending at the interrupt inputs when the ICU comes from the reset phase, these high levels are evaluated as rising edge by the edge detection as regards the hardware and an interrupt is immediately entered in the interrupt request register (since edge-triggering to the positive edge is set by default during the reset). This is not a valid interrupt and has to be deleted again immediately by the software by writing on IRQ\_IRCLVEC or FIQ\_IRCLVEC.

## Procedure for locking priorities via LOCKREG

Since it takes a certain latency from the issuing of the software write to LOCKREG until the register in the hardware is actually written on, it is reasonable to read back the LOCKREG register again immediately. Only when the read-back value returns to the CPU (it does not have to be checked if the register value is correct, it is just about the waiting), can one be sure that no more interrupts are triggered which have a lower priority than the priority which was entered in the LOCKREG register. Apart from that, there are no other specialties to be observed for the writing on the register, it can be written on at any time.

## 3.6.1.8.5 Startup/shutdown

After the reset, all interrupts are deactivated (dedicated mask bits set as well as the global mask bit, if any). The priority of each interrupt is the lowest priority which can be assigned. This means that for initializing the ICU, all interrupts have to be assigned an own priority first before the mask bit is released. Before releasing the interrupts, it should also be determined which interrupts are level/edge-triggered and stated which edge is the active one, if necessary. If a priority locking is to be carried out, this has to be configured correctly and activated before.

Furthermore, it has to be taken into account that IRQs as well as FIQs are edge-triggered by default. If level-triggering is set, the interrupt has to be canceled at the source. Otherwise, it triggers a new interrupt (IRQ or FIQ) at the CPU after the acknowledgement.

The IRQ applied to the FIQ always has to be set to the same triggering. This is not checked by the ICU and has to be ensured by the software. Moreover, the SW should normally mask

the IRQ input in the IRQ sub-block used as FIQ since otherwise an IRQ as well as an FIQ is signaled to the CPU upon the occurrence of the interrupt.

# 3.6.1.9 Interrupt sources for ARM-IRQ

The Interrupt contoller will have interrupts from the following function blocks:

	No. of	Used by the	Usable by	
interrupt sources	No. of interrupts	PROFINET	the	comments
	interrupts	stack	application	
Default interrupt	1	no	no	Interrupt which is never assigned.
*	1			Tied to '0' on toplevel
GDMA-Controller	1	no	yes	Job finished or DMA Error
I2C (@APB)	1	no	yes	-
UART 1 - 4	8	no	yes	4x Combined – and Error interrupts
		no	yes	2x Combined, Receive Overrun, Trans-
SPI 1 - 2	8			mit FIFO empty and Receive FIFO not
				empty interrupts
Reserved	4	no	no	-
Timer 0 - 5	6	yes	yes	Timer 0 is used by the operation system
1 miler 0 - 5	0			of the Evaluation Kit
Watchdog	1	no	yes	ARM926 Watchdog
GPIO	16	no	yes	16x External interrupts
EDC Event	1	no	yes	Combined interrupt for EDC Correction
_	1			or Detection
PLL-Lock	1	no	yes	PLL Lock State
PLL-Loss	1	no	yes	PLL Loss State
AHB address error	1	no	yes	AHB access to unused memory area
APB address mismatch	1	no	yes	Invalid APB address access request
EMC address mismatch	1	no	yes	EMC-QVZ
Peripherie Interface	1	no	yes	Event Unit
PHYs	1	yes	no	Combined interrupt (PHY1 / PHY2)
PN-IP (PN-ICU2)	2	yes	no	Combined interrupt from PN-IP (PN-ICU2)
PN-IP (PN-ICU2)	14	yes	no	14 selectable interrupts in PN-IP (PN-ICU2)
PNPLL	6	yes	no	6 selectable interrupts in PNPLL (PN-IP)
SW Int	8	no	yes	Software interrupt
		no	yes	Combined interrupt for address miss-
Modul Access Error	1		-	matches in
	1			modules
Reserved	6	no	no	-
Invalid I/D-TCM926		no	yes	Invalid ARM926EJ-S Access to missing
Access	2		5	addresses of the I/D-TCM
Reserved	3	no	no	-
Sum of all Interrupts	96	-	-	-

## Table 5: Interrupt sources for ARM-IRQ

Further informationen for all IRQs see Chapter 5.4.1.

## 3.6.1.10 Interrupt sources for ARM-FIQ

The Interrupt contoller will have interrupts from the following function blocks:

interrupt sources	number of interrupts	Used by the PROFINET stack	Usable by the application	comments
Default interrupt	1	no	no	Interrupt which is never assigned. <b>Tied to '0' on toplevel</b>
Selectable interrupt from the IRQ-Sources	7	no	yes	selectable by parameter
Sum of all Interrupts	8	-	-	-

## Table 6: Interrupt sources for ARM-FIQ

## **3.6.1.11 Interrupts for accesses to missing addresses**

Accessing to missing addresses generate a QVZ pulse. This pulse will be processed in the Interrupt Controller as an edge-triggered interrupt.

## 3.6.1.12 Confirmation delay in the Memory Controller (EMC) address area

In the address area of the EMC, the XCE\_PER(3:0) outputs become active and the Memory Controller waits for the XRDY\_PER input signal. The confirmation delay monitoring activated in the Async Wait Cycle Config Register (see Chapter 5.3.6) after ((MAX\_EXT\_WAIT + 1) x 16) AHB clock pulses creates an internal ready signal for the Memory Controller and an IRQ. The IRQ will be removed when the QVZ monitoring is disabled.

## 3.6.2 Host Interrupt Controller

The Host Interrupt Controller is included in the PER-IF (Host Event Unit, see Chapter 3.6.7).

## 3.6.3 GDMA – Generic Direct Memory Access Controller

## 3.6.3.1 DMA: Functional description

The GDMA controller is programmable to perform DMA jobs. A DMA job is a collection of single transfers which are organized in a transfer list. The transfer list contains a parameterizable maximum number of single transfers. In the GDMA, the parameter is set to allow maximally 256 single transfers. A single DMA transfer represents copying of a programmable count of data elements, with programmable element size, from source address to destination address. The number of data elements can be programmed within the range of 0 to 65535, thus the count of data elements can be set within the range of 1 to 65536 elements. A transfer record of the transfer list defines these parameters of the single DMA transfer. Each transfer record holds information, whether it is the last one in the job. The principle of the DMA jobs organization is shown in Figure 8.

The transfer list is saved in the DMA RAM, which is in an internal RAM. The Job List base address is saved in a GDMA register. The number of transfers per job is programmable; the maximum number of jobs, supported by the GDMA within ERTEC 200P is 32.

	Transfer Lis	t			
		Transfer Reco	rd		
	Source Addr. 0	Destination Addr. 0	Size 0	Count 0	Last = No
	Source Addr. 1	Destination Addr. 1	Size 1	Count 1	Last = No
Job List	Source Addr. 2	Destination Addr. 2	Size 2	Count 2	Last = Yes
DMA Jobs:	Source Addr. 3	Destination Addr. 3	Size 3	Count 3	Last = Yes
Job 0					
Job 1	Source Addr. 4	Destination Addr. 4	Size 4	Count 4	Last = No
Job 2	Source Addr. 5	Destination Addr. 5	Size 5	Count 5	Last = No
	Source Addr. 6	Destination Addr. 6	Size 6	Count 6	Last = No
	Source Addr. 7	Destination Addr. 7	Size 7	Count 7	Last = Yes
Job 31					
	Source Addr. 250	Destination Addr. 250	Size 250	Count 250	Last = No
	Source Addr. 251	Destination Addr. 251	Size 251	Count 251	Last = No
	Source Addr. 252	Destination Addr. 252	Size 252	Count 252	Last = No
	Source Addr. 253	Destination Addr. 253	Size 253	Count 253	Last = Yes
	Source Addr. 254	Destination Addr. 254	Size 254	Count 254	Last = Yes
	Source Addr. 255	Destination Addr. 255	Size 255	Count 255	Last = Yes
L					

Transfer\_lists.vsd

## Figure 8: The principle of the DMA Job organization

## 3.6.3.1.1 AHB interfaces

The GDMA controller contains two AHB interfaces: The AHB Master Interface of the GDMA is used for data transfer from the DMA source address to the DMA destination address. This interface also serves for access to the DMA RAM.

The AHB Slave Interface of the GDMA is used as access to the GDMA registers. When the GDMA controller is configured for an internal DMA RAM, this interface also serves for access from the CPU or from the GDMA AHB Master to this RAM. As mentioned above, the DMA RAM is used for programming of the transfer list. The GDMA registers serve for programming and status monitoring of the GDMA controller.

#### 3.6.3.1.2 Job priorities

Each job has its own programmable priority. The DMA job can be started either by HW or by SW. The started job with the highest priority begins to run (if other conditions, described later, are fulfilled). When a job is running and a job with a higher priority is started, the running job is interrupted and the job with higher priority begins to run. After the job with the higher priority is finished, the interrupted job will continue.

3.6.3.1.3 Details

## 3.6.3.1.3.1 Blocks

The GDMA controller consists of the following blocks:

- GDMA Controller Core Controls DMA transfers via the AHB Master IF
- AHB Master Handler HW block of AHB Master IF
- AHB Slave Handler HW block of AHB Slave IF
- GDMA registers the DMA Control registers serve for global configuration of the GDMA, the Job Control registers serve for job programming and the Status registers serve for monitoring of the DMA status. The address space of the GDMA registers is parameterizable, defined by the maximum number of DMA jobs. The word size of the registers is 32 bits.
- DMA RAM serves for transfer list programming and can be configured by a constant in VHDL code; either as an internal RAM or as an external RAM. The address space of the DMA RAM is programmable. It is defined by the DMA Control register, see below. The word size of the DMA RAM is 32 bits.
- HW Peripheral MUX selects one of "n" job-starting input signals from the PN-IP (3x Application Timer Block Modul), the Timer Unit and GPIO input signals. The input selection is programmable through the Job Control registers. The maximum number of job-starting input signals is parameterizable up to 64.

## 3.6.3.1.3.2 Interfaces

The GDMA controller contains the following interfaces:

- AHB Slave Interface Serves for access to the GDMA registers as well as to the DMA RAM, if the GDMA controller is configured for an internal RAM.
- AHB Master Interface Serves for transferring data via a DMA channel (read and write accesses). The AHB Master also is used to access the DMA RAM from the GDMA controller.
- Job-starting input signals Start jobs by HW, they are connected to outputs of the PN-IP (3x Application Timer Block Modul), the Timer Unit and GPIO input signals.

Note that start of a job by HW is enabled by means of bit HW\_JOB\_START\_EN of the Job Control register.

• DMA request by HW signals – For a job dedicated to data transfer from a peripheral, the HW DMA request signal must inform, if data is available on the peripheral. For a job dedicated to data transfer to the peripheral, the HW DMA request signal must inform, if the peripheral is ready to receive the data. According to these needs, the HW DMA request signals of the GDMA controller are connected to the corresponding outputs of the peripheral devices. The number of DMA request signals is parameterizable and equals to the maximum number of jobs.


Note that the ready-checking of the peripheral is enabled by means of bit HW\_FLOW\_EN of the Job Control register. For every HW DMA request signal input an HW DMA acknowledge output exists, which is asserted at the end of a DMA transfer, if this is enabled in the DMA Transfer Record and the bit HW\_FLOW\_EN in the job control register is set.

- DMA Interrupt Request (DMA\_IRQ) output If a job is finished or a DMA error occurs (and if the other conditions, described later, are fulfilled), then the GDMA controller generates a DMA interrupt request.
- Error Detection and Correction (EDC) interrupt request these signals (GDMA-1B: 1Bit Error corrected, GDMA-2B: 2Bit Error recognized) are wired to the EDC\_EVENT Register in the SCRB Register Block (see Chapter 5.3.8). Addionaly the interrupt 'EDC\_Event' IRQ48 is set (see Chapter 5.4.1). For the purpose of cleanup the EDC Event Register must be written with '0h'. By reading the EDC Event Register all Bits are cleared. After Reset an initialisation of the EDC-Bits is made. The conclusion of the initialisation can be read in the SCRB Register 'EDC\_INIT\_DONE' (see Chapter 5.3.8).

These GDMA outputs are internally connected to the outputs of the MEM Wrapper of the internal DMA RAM. Note that this interrupt is used only when the GDMA controller is configured for an internal DMA RAM and the Memory Wrapper is applied.

## 3.6.3.1.3.3 Block diagram


The block diagram of the GDMA controller is shown in Figure 9.



dma\_1\_block\_diagram.vsd

## Figure 9: Block diagram of the GDMA controller

DMA jobs are programmed by means of GDMA Job Control registers and the transfer records of the DMA RAM, as illustrated in Figure 10.



JOB\_prog.vsd

## Figure 10: DMA jobs programming

**Note:** The Job stack is not a stack as software programmers are used to work with. It is a 32 byte status field for every job, where the information to continue an interrupted job, is stored. It can be read and written by software for debug purposes.

#### 3.6.3.1.3.4 DMA Job Control registers

A Job Control register consists of the following fields:

- First Transfer Number of the Job (TRANSFER\_PTR) is a pointer to the transfer number of the first transfer of the job. (The pointer is shown in Figure 10)
- Job Priority (JOB\_PRIO) defines the priority of the job. A higher value of JOB\_PRIO means higher priority. If two or more jobs have the same value of JOB\_PRIO, then the job priority is defined by the job number. In such a case, the smaller job number means the higher priority. When e.g. the JOB\_PRIO field has

the same value for each job, the highest priority has the started job with the smallest job number.

- HW Job Start Selector (HW\_SELECT) defines, which of "n" HW job-starting signals is chosen to start the job by HW. Note that the maximum number of jobstarting input signals is parameterizable up to 64. The HW parameter has no influence on the register width.
- Job reset (JOB\_RESET) cancels the running job.
- Interrupt request generation enable (INTR\_EN) enables GDMA controller to generate interrupt request when the job has finished.
- Hardware Triggered Flow Enable (HW\_FLOW\_EN) enables/disables the check whether the HW peripheral is ready.
- Start Job by HW enable (HW\_JOB\_START\_EN).
- Enable Job (JOB\_EN) enables the run of the Job or interrupts the running job.
- Start Job by SW (SW\_JOB\_START).

## 3.6.3.1.3.5 Transfer list

The DMA RAM's transfer record defines all parameters of a single DMA transfer and consists of four 32-bit words:

- "Source Address" defines the address of source data for the DMA transfer. This can be either a memory or a peripheral address.
- "Destination Address" defines the address of the destination for the DMA transfer. This can be either a memory or a peripheral address. The addresses of the GDMA registers and DMA RAM are protected against write accesses by the DMA transfers.

The reason for this is as follows: When the GDMA controller is programmed incorrectly, the data in the GDMA registers and DMA RAM could be corrupted and subsequently the system might fail. When a wrong destination address is programmed, then the DMA destination address error is assumed. When at the same time bit "Error Interrupt Enable" (ERR\_INT\_EN) in the GDMA Main Control register is "1", the relevant error bit in the GDMA Error Interrupt State register is set to "1" and the GDMA interrupt request (DMA\_IRQ) is generated.

- "Transfer Control" consists of three 2-bit fields: Source Address Mode, Destination Address Mode and Burst Mode.
  - The Source Address Mode and Destination Address Mode can be either "increment" or "hold". Note that the second bit of this field serves as a reserve bit.
  - The Burst Mode holds the information about the AHB burst type which will be used, and can be Single, INCR4, INCR8 and INCR16 (see necessary selection under HW\_DMA\_REQ signals in Table 7).
- "Transfer Count" consists of 4 fields: 1-bit flag "Last Transfer of the Job", 1-bit flag "Enable DMA Acknowledge", 2-bit field "Element Size" and 16-bit field "Transfer Count".
  - Last Transfer of the Job Indicates the last transfer record in a job (thus the transfers in a job are defined by pointer TRANSFER\_PTR in the Job Control

register and the bit "Last Transfer of the Job".) When no transfer in the Transfer List is marked as the last one, the transfers will be executed in an infinite loop.

- Enable DMA Acknowledge The output HW\_DMA\_ACK of a job is set '1', if the input HW\_DMA\_REQ of this job is 1, and the bit HW\_FLOW\_EN of the job register is 1, and the current transfer is finished, and the bit DMA\_ACK\_EN in the Transfer Record is 1. The output HW\_DMA\_ACK of a job is reset '0', if the input HW\_DMA\_REQ of this job is 0.
- Element Size Sets the size of elements to be copied in the transfer and can be 8, 16 or 32 bits. The number of bytes to tranfer is (element size) x (transfer count)
- Transfer count Holds the information on how many elements have to be copied in this transfer. It can be programmed from 0 to 65535 elements, representing the range of 1 to 65536 elements.

## 3.6.3.1.3.6 DMA Control registers

The global SW configuration of the GDMA controller is located in the GDMA Control registers. They are organized in a set of four 32-bit registers: "GDMA Registers Base Address", "DMA Transfer List Base Address", "GDMA Main Control" and "Enable Job Counter for the Job".

The DMA Control registers configure the address space of the GDMA registers and the transfer list as well as control the functions of the GDMA controller, as described below:

- GDMA Registers Base Address (GDMA\_REG\_ADDR) Points to the first address of the GDMA registers. It is used only for comparison purposes. The DMA destination address is compared with the GDMA registers address space to protect the registers against undesirable write accesses by the GDMA controller, as will be described later.
- DMA Transfer List Base Address (GDMA\_LIST\_ADDR) Points to the first address of the transfer list of the DMA RAM.
- GDMA Main Control register (GDMA\_MAIN\_CTRL) consists of five fields:
- Total Number of Transfers in Transfer List (LIST\_SIZE) Defines the address space of the transfer list. Address space of transfer list in DMA RAM is defined by its base address and by the total number of transfers in the transfer list.
- Software reset (SW\_RESET) The started jobs can be reset and the running or interrupted jobs cancelled when SW\_RESET bit in the GDMA Main Control register is set.
- DMA Global Enable (DMA\_EN) Enables transfer activity of the GDMA controller. When DMA\_EN bit is reset while a DMA job is in progress, this job is interrupted and no other started job can begin to run. When subsequently DMA\_EN bit is set again, the interrupted job will continue.
- Reset Job Counter (JC\_RESET) resets the GDMA\_JOB\_COUNT status register. See the description of the GDMA Status registers below.

- Error Interrupt Enable (ERR\_INT\_EN) This bit enables generation of GDMA interrupt request (DMA\_IRQ), when an error occurs in the GDMA controller. Four types of errors are defined (see below).
- Enable Job Counter for the Job (GDMA\_JC\_EN) is a 32-bit register, which selects the jobs whose time of activity shall be measured via the GDMA\_JOB\_COUNT status register. See the description of the GDMA status registers below.

## 3.6.3.1.3.7 Job control by SW or by HW

## SW control of the job:

• Start of job by SW:

The job is started by SW when bit SW\_JOB\_START is set in the Job Control register. Start of DMA job is disabled, when bit SW\_RESET in the GDMA Main Control register is set to "1" or when bit HW\_JOB\_START\_EN in the Job Control register is set to "1".

• Make a job running:

When one or more jobs are started, the started job with the highest priority begins to run (becomes active). The running job can be interrupted in three ways:

- 1. When a job is running and a job with higher priority is started, the running job is interrupted and the job with higher priority begins to run. After the job with the higher priority is finished, the interrupted job will continue.
- 2. When bit JOB\_EN in the Job Control register is reset from '1' to "0", a running job is interrupted and a started job with the next, smaller priority begins to run. After this bit is changed back to "1", the interrupted job will be reactivated. JOB\_EN = 0 does not cancel a job. It makes the job only sleeping.
- 3. When bit DMA\_EN is reset while a DMA job is running, this job is interrupted and no new job begins to run. When subsequently bit DMA\_EN is set again, the interrupted job will continue. DMA\_EN has the same function as JOB\_EN, but for all jobs.

The running job and all interrupted jobs can be cancelled by setting the JOB\_RESET bit in the Job Control register to "1".

• Job finished:

When a DMA job is completed, a "job finished" bit in the Finished Jobs State register (GDMA\_FINISHED\_JOBS) is set and the GDMA controller generates an interrupt request. This interrupt request generation can be enabled/disabled for each job using bit INTR\_EN of the Job Control registers. When the GDMA interrupt is generated, a "job finished" bit in the Interrupt State register is set. This Interrupt State register is described in the following section "GDMA Status registers".

## HW control of the job:

• Start of job by HW:

HW starts the job by rising edge of signal HW\_JOB\_START. This signal is selectable as one of "n" (max. 64) input signals using field HW\_SELECT in the Job Control register and can be enabled/disabled by means of bit HW\_JOB\_START\_EN in the GDMA Job Control register.

Start of a DMA job is disabled also when bit SW\_RESET in the GDMA Main Control register is set to "1". When HW starts a job again, before the running job is finished and if at the same time bit "Error Interrupt Enable" (ERR\_INT\_EN) in the GDMA Main Control register is "1", the relevant error bit in the GDMA Error Interrupt State register is set to "1" and the interrupt request at the DMA\_IRQ output of the GDMA controller is generated.

• Make a job running:

For the started job with the highest priority, dedicated to data transfer from a peripheral, the HW DMA request signal is inquired, whether the peripheral device is ready to send data. For the job dedicated to data transfer to a peripheral, the HW DMA request signal is inquired, whether the peripheral device is ready to receive data. If so, the job starts to run, otherwise the job is interrupted and the next job can start to run. When a job is running and the HW DMA request signal indicates that the peripheral is no longer ready to send/receive data, the job is also interrupted. When the peripheral is ready to send/receive data again, the job will continue. The check, whether the HW peripheral is ready, can be enabled/disabled by means of field HW\_FLOW\_EN of the Job Control register. Furthermore, the job can be interrupted or cancelled just as in the case of the SW control of the job described above.

• Job finished:

The job is finished in the same way as in the case of the SW control of the job described above.

The job control is illustrated in Figure 11.




Figure 11: Finite state machine diagram of the job control algorithm

For the monitoring of the GDMA controller via SW, important feedback information about the status of the GDMA is the status parameters, contained in the GDMA Status registers. Six status registers are available:

- Job State register (GDMA\_JOB\_STATUS) indicates via its 32 bits, which job is active (i.e. started, running or interrupted).
- Finished Jobs State register (GDMA\_FINISHED\_JOBS) contains one "job finished" bit for each job. This bit is set to "1" each time after the job is completed. Writing a "1" clears the bit.
- Actual Job State register (GDMA\_ACTUAL\_STATUS) contains 1-bit flag "Active Job Number Valid" (ACT\_JOB\_VAL) and 5-bit field "Active Job Number" (ACT\_JOB). Active Job Number indicates the number of the running job. Bit "Active Job Number Valid" indicates whether the job number is a valid number, which represents active DMA transfers.
- GDMA Interrupt State register (GDMA\_IRQ\_STATUS) contains a 1-bit "job finished" bit for each job. This bit is set when a job is finished and a interrupt request (DMA\_IRQ) is generated. Writing a "1" clears the bit.
- Error State register (GDMA\_ERR\_STATUS) contains 32 error bits, one bit for each type of error. The error bit is set to "1" when the corresponding type of error occurs and when the ERR\_INT\_EN bit in the GDMA Main Control register is set to "1". Writing a "1" clears the error bit. If an error bit is set to "1", then the interrupt request (DMA\_IRQ) is generated.
- Job counter register (GDMA\_JOB\_COUNT) counts clock cycles for a selected running job. Selection of the jobs for which the clocks shall be counted is done with 32-bit register Enable Job Counter for the Job (GDMA\_JC\_EN), one of the GDMA Control registers. Reset of the job counter is done by bit "Reset Job Counter" (JC\_RESET) of the GDMA Main Control register (GDMA\_MAIN\_CTRL).
- 3.6.3.1.4 Usage

Usage of the GDMA controller is described below:

After reset, the DMA channels must be initialized. This is carried out in such a way that jobs are defined in the Job Control registers and the transfer list is written to DMA RAM.

3.6.3.1.4.1 First step

First, "GDMA Registers Base Address" (GDMA\_REG\_ADR), "DMA Transfer List Base Address" (GDMA\_LIST\_ADDR) and "Total Number of Transfers in Transfer List" (LIST\_SIZE) must be defined and the bit "Global Enable" (DMA\_EN) must be reset in the GDMA Control registers.

In the Job Control register, following fields must be defined:

- First Transfer Number of the job (TRANSFER\_PTR)
- Job Priority (JOB\_PRIO)
- HW Job Start Selector (HW\_SELECT)

- Job Reset (JOB\_RESET) must remain disabled (set to "0" after reset) if running of the job is required.
- Interrupt Request Generation Enable (INTR\_EN)
- Hardware Triggered Flow Enable (HW\_FLOW\_EN)
- HW Job start enable (HW\_JOB\_START\_EN) In the first step this bit must remain disabled (set to "0" after reset). The job can be started by HW after the second step is finished (transfer list must be defined).
- Enable Job (JOB\_EN) must be set to '1' (set to "0" after reset) if running of the job is required.
- Start Job by SW (SW\_JOB\_START) In the first step this bit must remain disabled (set to "0" after reset). The job can be started by SW after the second step is finished (transfer list must be defined).

#### 3.6.3.1.4.2 Second step

Second step is to set up the transfer records in the transfer list. The transfer record defines all parameters of a single DMA transfer and consists of four 32-bit words:

- Source Address
- Destination Address
- Transfer Control
  - consists of three 2-bit fields: Source Address Mode, Destination Address Mode and Burst Mode, as described above
- Transfer Count
  - consists of 4 fields: 1-bit flag "Last Transfer of the Job", 1-bit flag "Enable DMA Acknowledge", 2-bit field "Element Size" and 16-bit field "Transfer Count", as described above

## 3.6.3.1.5 Third step

The bit "Global Enable" (DMA\_EN) must be set in the GDMA Control register.

## 3.6.3.1.6 Result

The GDMA controller is now prepared to receive job-starting requests.

3.6.3.1.6.1 DMA job started by SW or by HW

The DMA job can be started either by SW or HW:

## Start of the job by SW

• Start of a DMA job by SW is realized through Job Control Register. Logical "1", written to the SW\_JOB\_START bit of the Job Control Register, starts the corresponding job. Start of the DMA job is disabled, when bit SW\_RESET in the GDMA Main Control register is set to "1" or when bit HW\_JOB\_START\_EN in the Job Control register is set to "1". When one or more jobs are started, the job with the highest priority begins to run.

#### Start of the job by HW

• Start of a DMA job by HW is realized by a rising edge of signal HW\_JOB\_START, when bit HW\_JOB\_START\_EN in the Job Control register is set. The HW\_JOB\_START signal is selectable as one of "n" (max. 64) input signals, using the HW\_SELECT field in the Job Control register. SW can disable the start of the DMA job as described in the above section "Start of the job by SW".

## 3.6.3.1.6.2 DMA job controlled by SW or by HW

## Control of the job by SW

A started job begins to run when the currently running job and other started jobs have lower priority than this job, or when no other job is running or started. When a job is running and a DMA request for a job with higher priority occurs, the current job is interrupted and the new job begins to run. After finishing of this job, the interrupted job will continue.

Additionally, jobs can be reset, interrupted or cancelled as follows:

- When bit DMA\_EN in the GDMA Main Control register is reset while a DMA job is running, the job is interrupted and no new job begins to run. When subsequently bit DMA\_EN is set again, the interrupted job will continue.
- The started jobs can be reset and the running job as well as all interrupted ones can be cancelled when bit SW\_RESET in GDMA Main Control register is set.
- The running job can be interrupted when the job-enabling bit (JOB\_EN) of the Job Control register is reset from '1' to '0'.
- The running and all interrupted jobs can be cancelled, when the job-resetting bit (JOB\_RESET) in the Job Control register is set.

## Control of the job by HW

The running of a DMA job dedicated to transfers from HW peripheral to memory or from memory to HW peripheral, is controlled by HW through the use of the input signals "HW Job Start" and "HW DMA request". See the description above.

Furthermore, also the job controlled by HW can be interrupted and cancelled via SW, just as in the case of the SW control of the job, described above.

## 3.6.3.1.6.3 Job finished

When a DMA job is finished, the GDMA controller generates a DMA interrupt request. This interrupt request generation can be enabled/disabled for each job, using bit INTR\_EN of the Job Control registers. When the DMA interrupt is generated, a "job finished" bit in the Interrupt State register is set.

## 3.6.3.1.6.4 Monitoring of GDMA Controller Status

For monitoring of the GDMA controller via SW, important feedback information about the status of the GDMA is indicated by the DMA\_IRQ interrupt request signal and by the GDMA Status Register, see above.

## 3.6.3.1.7 Memory

The GDMA RAM is used to store the DMA transfer list and the job stack. It can be used either as an internal GDMA RAM or as an external RAM. This feature is HW configurable by means of a constant in the VHDL code.

The external RAM is accessible from the GDMA through its AHB Master interface. The address space of the GDMA RAM is configurable by means of GDMA Control registers (LIST\_ADDR and LIST\_SIZE). Thus the GDMA controller can use any RAM that is accessible via the AHB bus.

The internal GDMA RAM is accessible from the CPU through the AHB Slave interface of the GDMA. From the GDMA controller is accessible through its AHB Master interface. Note that the datapath from the GDMA cntroller core to the GDMA RAM is: GDMA cntroller core -> AHB Master of the GDMA -> Multi-layer AHB Bus -> AHB Slave of the GDMA -> RAM Wrapper -> RAM. Thus the access algorithm is the same for both GDMA RAM configurations. The address space of the internal GDMA RAM is also configurable by means of GDMA Control registers (LIST\_ADDR and LIST\_SIZE).

For the implementation of the GDMA for the ERTEC 200P the configuration with an internal GDMA RAM has been chosen. The GDMA RAM has size of  $((n+1) \times 16 \text{ Byte}) + ((j+1) \times 16 \text{ Byte})$ , where "n" is the index of the last transfer from the transfer list and "j" is the index of the last job stack. The configuration for ERTEC 200P is n = 255 and J = 31. For this configuration the internal GDMA SRAM is organized in 1152 x 39 Bit, with 7 EDC bits.

The GDMA RAM has additionaly EDC bits (7 Bit for a 32Bit word, 1Bit error correctable, 2Bit error recognizable). If an EDC error is detected, in the SCRB Register 'EDC\_EVENT' (see Chapter 5.3.8) the appropriate reason is stored (GDMA-1B: 1Bit-Error corrected or GDMA-2B: 2Bit-Error recognized) and the Interrupt 'EDC\_Event' IRQ48 is generated (see Chapter 5.4.1). The EDC Event Register is reseted by writing the register with '0h'.

After reset the initialisation of the EDC-Bits isn't done by hardware. This must be done by software. After this initialisation the SW must finally set 'GDMA\_INIT\_DONE = 1b'in the SCRB-Register 'EDC\_INIT\_DONE' (see Chapter 5.3.8).

## 3.6.3.1.8 Interrupts

The DMA controller has two interrupt request outputs. These signals are high active pulse. The length of the interrupt request pulse is at least 2 and at most 5 AHB clock cycles.

The GDMA controller incorporates no local interrupt controller of its own.

The two interrupt requests are:

DMA Interrupt Request (DMA\_IRQ) - generated in the following cases:

- Job is finished and bit "Interrupt Request Generation Enable" (INTR\_EN) in the Job Control register is set to "1". When Interrupt request is generated, a "job finished" bit is set in the Interrupt State register (GDMA\_IRQ\_STATUS). This status register must be read by the interrupt controller to figure out which job has caused the interrupt. The register is cleared by writing a "1" to the related bit position.
- A monitored error occurs at the DMA controller and bit "Error Interrupt Enable" (ERR\_INT\_EN) in the GDMA Main Control register is set to "1". In this case the relevant error bit in the GDMA Error Interrupt State register is set to "1". This status register must be read by the interrupt controller to figure out which type of error has caused the interrupt. The register is cleared by writing a "1" to the related bit position.

The monitored types of error are:

• DMA Destination Address error - Assumed when a wrong destination address, pointing to the DMA registers or the DMA RAM, is programmed. The relevant error bit in the GDMA\_ERR\_IRQ\_STATUS register is ERR\_DST\_ADDR.

• AHB Master Interface error - Assumed when an error response occurs at the AHB Master Interface.

The relevant error bit in the GDMA\_ERR\_IRQ\_STATUS register is ERR\_AHB.

- HW Job Start error Assumed when HW starts a job again, before it is finished. The relevant error bit in the GDMA\_ERR\_IRQ\_STATUS register is ERR\_JOB\_START.
- Not allowed write access to the AHB Slave Assumed when a different transfer size other than Word is used during a write access. The relevant error bit in the GDMA\_ERR\_IRQ\_STATUS register is ERR\_AHBSLV\_WRITE.

3.6.3.1.9 HW\_JOB\_START Interface

Following internal HW signals are mapped to the GDMA to control DMA Jobs:

Port	Source	Active level	Description
HW_JOB_START (s	tarts the job in HW by risin	g edge):	
HW_JOB_START_0	PNPLL_OUT11 (PN-IP)	high	coming from PNPLL in PN-IP
HW_JOB_START_1	PNPLL_OUT12 (PN-IP)	high	coming from PNPLL in PN-IP
HW_JOB_START_2	PNPLL_OUT13 (PN-IP)	high	coming from PNPLL in PN-IP
HW_JOB_START_3	PNPLL_OUT14 (PN-IP)	high	coming from PNPLL in PN-IP
HW_JOB_START_4	PNPLL_OUT15 (PN-IP)	high	coming from PNPLL in PN-IP
HW_JOB_START_5	PNPLL_OUT16 (PN-IP)	high	coming from PNPLL in PN-IP
HW_JOB_START_6	PNPLL_OUT17 (PN-IP)	high	coming from PNPLL in PN-IP
HW_JOB_START_7	PNPLL_OUT18 (PN-IP)	high	coming from PNPLL in PN-IP
HW_JOB_START_8	PNPLL_OUT19 (PN-IP)	high	coming from PNPLL in PN-IP
HW_JOB_START_9	PNPLL_OUT20 (PN-IP)	high	coming from PNPLL in PN-IP
HW_JOB_START_10	TIM_OUT0 (Timer Unit)	high	coming from Timer 0 in the Timer Unit
HW_JOB_START_11	TIM_OUT1 (Timer Unit)	high	coming from Timer 1 in the Timer Unit
HW_JOB_START_12	TIM_OUT2 (Timer Unit)	high	coming from Timer2 in the Timer Unit
HW_JOB_START_13	TIM_OUT3 (Timer Unit)	high	coming from Timer 3 in the Timer Unit
HW_JOB_START_14	TIM_OUT4 (Timer Unit)	high	coming from Timer 4 in the Timer Unit
HW_JOB_START_15	TIM_OUT5 (Timer Unit)	high	coming from Timer 5 in the Timer Unit
HW_JOB_START_16	reserved		
HW_JOB_START_17	reserved		
HW_JOB_START_18	reserved		
HW_JOB_START_19	reserved		
HW_JOB_START_20. .63	reserved		
	ntrols DMA transfers to / fr	om serial	peripherals):
HW_DMA_REQ_0	UART1_TX-FIFO half- full_of_less	high	UART1 Tx-FIFO not half full (GDMA to INCR8 Mode )
HW_DMA_REQ_1	UART1_RX-FIFO not empty	high	UART1 Rx-FIFO not empty (GDMA to Single Mode)
HW_DMA_REQ_2	UART2_TX-FIFO half- full_of_less	high	UART2 Tx-FIFO not half full (GDMA to INCR8 Mode)
HW_DMA_REQ_3	UART2_RX-FIFO not empty	high	UART2 Rx-FIFO not empty (GDMA to Single Mode)
HW_DMA_REQ_4	UART3_TX-FIFO half- full_of_less	high	UART3 Tx-FIFO not half full (GDMA to INCR8 Mode)
HW_DMA_REQ_5	UART3_RX-FIFO not empty	high	UART3 Rx-FIFO not empty (GDMA to Single Mode)
HW_DMA_REQ_6	UART4_TX-FIFO half- full_of_less	high	UART4 Tx-FIFO not half full (GDMA to INCR8 Mode)
HW_DMA_REQ_7	UART4_RX-FIFO not empty	high	UART4 Rx-FIFO not empty (GDMA to Single Mode)
HW_DMA_REQ_8	SPI1_SSPRXDMA	high	SPI1 Rx-FIFO not empty - DMA Request (GDMA to Single Mode)
HW_DMA_REQ_9	SPI1_SSPTXINTR	high	SPI1 Tx-FIFO not half full - DMA Request (enable SSPTXINTR Interrupt (Transmit FIFO is half full or less), GDMA to INCR4 Mode)

Port	Source	Active level	Description
HW_DMA_REQ_10	SPI1_SSPTX_ Delayed_Request	high	SPI1 transmit delayed – DMA. When Timer 4 with 'SPI1 Tx-FIFO not half full' expired, this bit is setted. GDMA to Single Byte Transfer. When <b>DMA_ACK is used</b> , the bit is resetted.
HW_DMA_REQ_11	SPI2_SSPRXDMA	high	SPI2 Rx-FIFO not empty - DMA Request (GDMA to Single Mode)
HW_DMA_REQ_12	SPI2_SSPTXINTR	high	SPI2 Tx-FIFO not half full - DMA Request (der SSPTXINTR Interrupt (Transmit FIFO is half full or less). GDMA to INCR4 Mode)
HW_DMA_REQ_13	SPI2_SSPTX_ Delayed_Request	high	SPI2 transmit delayed – DMA Request.When Timers 5 with 'SPI2 Tx-FIFO not half full' expired, this Bit is setted. GDMA to Single Byte Transfer. When <b>DMA_ACK is used</b> , this bit is reset- ted!
HW_DMA_REQ_14	DMA_REQ_OUT	high	SD_MMC Controller - DMA Request, DMA_ACK is used
 HW_DMA_REQ_31	reserved		

## Table 7: HW control signals of GDMA

## 3.6.3.1.10 GDMA-IP Bugs

## • JOB\_Reset:

The JOB\_RESET of the last job (ERTEC 200P: JOB31) does not function reliably. The reason is that at JOB31 the JOB\_RESET does not delete all the information of the last job. The information that the job was interrupted and that it has to be continued in the JOB STACK is not deleted either. A reconfiguration of the JOB therefore does not have any effect.

At ERTEC 200P JOB31 should not be used as a hardware JOB, otherwise the following error description with workaround applies. If necessary, JOB31 can be used as a software JOB if the software does not interrupt this JOB with the JOB\_Reset.

Error description: JOB31 is to be aborted and restarted

- JOB31 is disabled by

   a) JOB\_EN = 0 (bit 1 in GDMA\_JOB31\_CTRL) or
   b) JOB\_EN = 0 (b) JOB31\_CTRL
  - b) HW\_DMA\_REQ\_i = 0 (GDMA input signal)
- 2. JOB31 is reset by JOB\_RESET = 1 (bit 5 in GDMA\_JOB31\_CTRL)
- 3. JOB31 is enabled but not started. -> GDMA continues JOB31 where it was interrupted, meaning that deleting of JOB31 in the GDMA does not function

## Workaround:

- 1. The JOB is disabled  $(JOB_EN = 0)$ .
- 2. Wait until JOB no longer copies. Then check whether JOB was completed.
- 3. If the JOB was not completed, the first transfer of the new partial transfer list is copied from the transfer into the interruption memory (JOB stack) of the JOB.
- 4. The JOB is enabled  $(JOB_EN = 1)$  but no longer started.

# • JOB Stop with GDMA\_MAIN\_CTRL.DMA\_EN = 0 faulty:

Boundary conditions:

- 1 job (GDMA\_JOB0\_CTRL)
- 1 transfer record that is executed by this job
- Triggering through software through GDMA\_JOB0\_CTRL.SW\_JOB\_START = 1

If the execution is stopped globally with GDMA\_MAIN\_CTRL.DMA\_EN = 0 (GDMA\_JOB0 \_CTRL.JOB\_EN = 1), GDMA\_JOB\_COUNT continues to be incremented cyclically and GDMA\_ACTUAL\_STATUS = 0x00000000 (no job running, actual job number 0) is set.

This behavior is not correct since DMA\_EN should halt the job processing (and thus the GDMA\_JOB\_COUNT).

(Data sheet: When bit DMA\_EN is reset while a DMA job is running, this job is interrupted and no new job begins to run. When subsequently bit DMA\_EN is set again, the interrupted job will continue. DMA\_EN has the same function as JOB\_EN, but for all jobs).

Workaround:

- The difference in GDMA\_ACTUAL\_STATUS is not a problem because the content of this register is only valid when Bit 5 = 1. At Bit 5 = 0 the content of the register may not be evaluated!
- The fact that the job counter at GDMA\_MAIN\_CTRL.DMA\_EN = 0 continues to count is not correct. However it is only a flaw because the job counter has the purpose of measuring the runtime of a job. It would therefore be wrong to disable the job because this would falsify the measurement. It is therefore not a sensible use case.

# 3.6.4 External Memory Controller (EMC)

To allow masters on the AHB bus system to access external memory devices, a functionality is needed, which bridge from the internal AHB bus to external memory devices. This functionality is provided with the External Memory Controller (EMC) module:

The EMC interface contains 2 separate memory controllers – SDRAM controller (SDRAMC) and an asynchronous controller (ASYNCC) – for different devices like

- (Mobile) SDRAM
- SRAM
- External devices, running a SRAM timing with additional READY signal
- Burst Mode Flash

It is connected to the system bus using an AHB slave interface with the following features

- Supports AHB 2.0 lite protocol (No SPLIT, no RETRY)
- Burst transactions are accepted at the AHB input side.
  - if the SDRAM controller is active, bursts of undefined length are split into bursts of length 16.
  - if the asynchronous controller is active, any burst is split into single transfers (exception of this rule: read access to Burst Flash ROM allows 16 beat burst, read access to Page Mode ROM allows 16 beat burst).
- The EMC itself can be configured using the AHB slave interface

EMC comprises of 2 different controllers, one supporting the SDRAM Memory devices (including Mobile SDRAM), the other supporting asynchronous SRAM timing in different flavors, including Burst Flash ROM memory devices.

• SDRAM-Controller features: o 16/32 Bit databus width

- PC133 SDRAM-compatible (125 MHz synchron is used in ERTEC 200P)
- o 1 Bank with max. 256 MByte SDRAM (32 Bit databus)
- SDRAM support for following parts:
  - CAS-Latency: 2 or 3 clocks
  - Bank-address bits (1/2/4 internal banks), realized via the lowest two bits of the address bus MA(1:0)
  - 8/9/10/11 bits column-address MA(13), MA(11:2)
  - maximum 14 bits row-address MA(15:2)

With 27 address lines (2 BANK, 14 ROW, 11 COL) it is possible to create 128M different addresses. This 128M different addresses build up an address space of 512 MByte using a 32 bit databus width, or 256 MByte using a 16 bit databus width. But the usable size is limited by the EMC internal address decoder to a size of 256 Mbytes in total. SDRAMs have a maximum of 4 internal banks. The SDRAM controller can open all 4 banks in parallel. Those 4 banks are a quarter of the SDRAM address space at the AHB bus.

- Asynchronous Controller features:
  - Can be set to 8/16/32-bit data bus width (for each chip select programmable)
  - o 4 chip selects
  - The timing for each chip select can be set individually
  - The response to ready signal can be set individually for each chip select
  - The default setting is slow timing for booting purposes
  - o A maximum of 64 MB address area for each chip select
  - Acknowledgement delay monitoring for external components can be set by software

The EMC interface only supports "Little Endian" mode. The block schematic of the EMC module is

## shown in Figure 12.




Figure 12: Block schematic EMC module

The EMC interface can only be driven by 1,8V (necessary for mobile SDRAM). The EMC IO pads are separated from the other IOs and have their own power supply (VDD1,8V and GND). This supply ring contains all 77 IO Pads of the EMC interface. So the EMC can work with 1,8V and the other IOs (e.g. GPIOs) with 3,3V.

The driver strength of the 1,8V EMC pads is 12mA after PowerOn Reset by default.

In the maximum memory configuration at the EMC interface is shown (2x SDRAM devices, 2x Burst Flash devices, 1x Peripheral / Level Shifter for 3,3V). Each memory device has its own clock. The ERTEC 200P has 3 Clocks for the SDRAM memory (CLK\_O\_SDRAM2/1/0) and 3 Clocks for the Burst Flash memory (CLK\_O\_BF2/1/0).

The CLK\_O\_SDRAM0 / CLK\_O\_BF0 are used for feedback the external memory clock to the ERTEC 200P inputs CLK\_I\_SDRAM / CLK\_I\_BF. CLK\_O\_SDRAM0 must always be returned back to CLK\_I\_SDRAM, even if only an external SRAM or an EMC / XHIF coupling to a second ETEC200P is used. This is necessary for storing the incoming read data.

CLK\_O\_SDRAM1 / CLK\_O\_BF1 are used for the respective memory device no.1 and CLK\_O\_SDRAM2 / CLK\_O\_BF2 for the respective memory device no.2.

All Clocks can be switched off, if they don't be used. In the DRIVE\_EMC register (see Chapter 5.3.8) are the appropriate bits for this function. CLK\_O\_SDRAM0/1, CLK\_O\_SDRAM2, CLK\_O\_BF0/1 and CLK\_O\_BF2 could be switched separately.

## After PowerOn Reset only CLK\_O\_SDRAM0/1 are switched on.

## 3.6.4.1 EMC-IP Notes

## Maximum number of wait cycles:

The configured value for the maximum number of wait cycles should be configured at least 5 times bigger than the expected worst case delay time of the external wait signal. False QVZ interrupts are possibble when the number of wait cycles and the delay of the external wait signal have the same size. There is no way to detect a false QVZ interrupt by software but to compare a read value with an expected value. If a false QVZ interrupt is generated then the stored QVZ address can be false, too.

## Shift mode at an asynchronous EMC interface:

Irrespective of the configuration of the boot pins, i.e. in every boot mode, the asynchronous EMC interface (CS0 - CS3) is configured in Shift mode so that a maximum address range of 64 Mbytes can be addresses per ChipSelect. In the process the bit EXTENDED\_CONFIG. ASYNC\_ADDR\_MODE in the EMC interface is set by the primary bootloader.

With this configuration it is possible to address:


- 16 Mbytes at a data bus width of 8 bits (byte)
- 32 Mbytes at a data bus width of 16 bits (half-word)
- 64 Mbytes at a data bus width of 32 bits (word)

## **3.6.5** Host Interface - parallel (XHIF)

A local bus unit (2x XHIF-IP) is implemented for accesses by a host system connected in parallel. The local bus unit (XHIF), structured internally with two XHIF-IPs, supports accesses by an external 16-bit and 32-bit host CPU. The ERTEC 200P can be accessed in its entire address space by an external host system through the Host Interface (through a max. of 8 settable address windows (pages) of each 256 bytes – 1/2 Mbytes).

The basic configurations (data width, ready polarity, read/write line) for the XHIF (together for both XHIF\_0/XHIF\_1-IPs) are set with the PowerOn reset via the HW\_CONFIG Pins 6..3. These configurations of ARM926EJ-S can still be changed subsequently in the XHIF\_CONTROL register via the APB interface. The external host should not access this register because this can result in undefined states at the Host Interface. Meaning that the basic configurations can no longer be changed subsequently by the external host.

Figure 13 shows the block diagram of the Host Interface. The right-hand section shows the structure of the XHIF with two individual XHIF modules (XHIF\_0/1) (2 times 4 pages with 2 Mbytes each). Pin XHIF\_SEG\_2 is used to select the respective XHIF module (XHIF\_0 or XHIF\_1). To do so, the XHIF interface is switched to the selected XHIF module. Access to the AHB interface is effected through arbitration. Pins XHIF\_SEG\_0 and XHIF\_SEG\_1 address the respective pages of an XHIF module. The XHIF configuration (XHIF\_ACC\_Mode, XHIF\_POL\_RDY, XHIF\_CPU\_Width) is effected identically for both XHIF modules and is wired directly at both modules (source: Config Pins or XHIF\_Control register). The XHIF interrupt (XHIFerr\_IRQ) is ORed by both modules and laid outwards (to the Event unit in the PER-IF).



## Figure 13: Host Interface block diagram

Two functions are implemented through the input pin 'XHIF\_XCS\_R\_A20' of the ERTEC 200P. The signal at this input can thus be used as a ChipSelect for configuring the pages through the external host or as address line A20 ( $\rightarrow$  increase of the page address space to 2 Mbytes). How this input pin is used at the XHIF modules is set in the SCRB register 'XHIF\_Mode' with the bit 'XHIF\_Mode':

- XHIF_Mode = 0b: Page register Chipselect XHIF_XCS_R	$\rightarrow$ Page = max. 1 Mbyte
- XHIF_Mode = 1b: Address line XHIF_A20	$\rightarrow$ Page = max. 2 Mbyte

Two Use Cases thus result with different maximum Page sizes.

### 8 pages with 1 Mbyte address space each:

This setting is available by default (XHIF\_Mode = '0'). The external host is wired with its address lines as follows to the XHIF interface:

XHIF Interface (ERTEC 200P)	External host
	(external circuiting)
XHIF_A1	A1 at 16-bit interface
	fixed to '0' at 32-bit interface
XHIF_A2 XHIF_A19	A2A19
XHIF_XCS_R_A20	XCS_R
XHIF_SEG_0	A20
XHIF_SEG_1	A21
XHIF_SEG_2	A22

The 8 address windows (1 Mbyte each) are as a rule assigned as follows: 2x PN-IP, 1x PER-IF, Reserved, 2x EMC-SDRAM, 1x GMDA, 1x dyn. (on ARM926 D-TCM or EMC-SRAM or APB peripherals or EMC register).

#### 8 pages with 2 Mbytes address space each:

(XHIF\_Mode = '1') has to be set for this setting. The external host is wired with its address lines as follows to the XHIF interface:

XHIF Interface (ERTEC 200P)	External host
	(external circuiting)
XHIF_A1	A1 at 16-bit interface
	fixed to '0' at 32-bit interface
XHIF_A2 XHIF_A19	A2A19
XHIF_XCS_R_A20	A20
XHIF_SEG_0	A21
XHIF_SEG_1	A22
XHIF_SEG_2	A23

XHIF parameter assignment is carried out as follows:

- After the ERTEC 200P has been reset, the XHIF Interface is available with 8 pages with 1 Mbyte each and parameter assignment of the Page registers via the external host (XHIF\_XCS\_R).
- The parameter assignment of the Page registers is effected from the point of view of the host with A20 = '0' (XHIF\_XCS\_R = '0').
- From the point of view of the host with A20 = '1' (XHIF\_XCS\_R = '1') and XHIF\_XCS\_M = '0' that Page is accessed through which access to the APB range is possible. In the process the register XHIF Mode = '1" is set in the SCRB block.
- From now A20 has the function as the address line (XHIF\_A20) from the point of view of the host so that 2 Mbytes address range are available per Page.

The 8 address windows (2 Mbytes each) are as a rule assigned as follows: 1x PN-IP, 1x PER-IF, Reserved, 1x EMC-SDRAM, 1x GMDA, 1x APB Peripherals, 2x dyn. (on ARM926 D-TCM or EMC-SRAM or EMC Register).

The XHIF interface can be operated with both 3.3 V and 1.8 V. The corresponding IO pads are supplied separately with VDD\_XHIF (circuited with 1.8 V or 3.3 V, no other setting required) and GND. This supply ring encompasses all 64 IO pads of the Host Interface.

The drive strength of the 1.8 V XHIF pads in the ERTEC 200P is set to 6 mA after PowerOn reset. A external host processor should increase this to 9 mA for the XHIF pads (parameter assignment in the registers DRIVE47\_32GPIO, DRIVE63\_48GPIO, DRIVE79\_64GPIO and DRIVE95\_80GPIO, see Chapter 5.3.8) before it carries out the first read accesses to the XHIF interface. 6 mA are sufficient for the pin XHIF\_XRDY because this pin is wired directly to the corresponding input pin of the host and only has to transload this one load.

## 3.6.5.1 XHIF application information

- The basic configurations (data width, ready polarity, read/write line) for the XHIF are set with the PowerOn reset via the HW\_CONFIG Pins 6..3. This configuration of ARM926EJ-S can be changed subsequently in the XHIF\_CONTROL register via the APB interface.
- The XHIF\_CONTROL register should not be changed by the external host. According to the XHIF-IP specification the external host may not address its configuration register through the APB interface (AHB2APB bridge). Here the HW\_CONFIG6..0 setting is **only** to be carried out through the PowerOn reset.
- Through the register Chipselect XHIF\_XCS\_R the external host can only address the XHIF-IP internal Page registers (Offset, Range, Buffermode) and the XHIF\_VERSION. In the process only the lowest-value 6 address bits are considered for the register selection (addresses ≥ 0x40h are invalid).

At a configured 16-bit data width solely half-word write / read accesses may be used and only word write /read accesses at 32-bit data width. Byte-granular accesses are not allowed!

• At an active memory Chipselect XHIF\_XCS\_M the write / read accesses are passed through directly to the HOSTIF AHB Master Interface - all aligned access types byte, half-word, word are allowed.

If the 32-bit data width is configured, the XHIF\_ADR(1) pin has to be terminated fixed to '0' at the ERTEC 200P (XHIF\_ADR(0) is laid internally statically to '0') so that word address are always active XHIF-IP-internally.

At a configured 16-bit data width the XHIF\_ADR(1) pin is required for half-word addressing and is co-driven by the external host.

- Initialization sequence of the XHIF-IP after reset according to the IP specification:
  - Removal of PowerOn reset
  - Basic configuration through HW-CONFIG 6..3 pins, afterwards only the ARM926EJ-S can change the configuration (the external host may not access yet)
  - Page setting from ARM926EJ-S: Access through the APB on the corresponding register or Page setting from host: Through the XHIF\_XCS\_R Chipselect access to the corresponding register
  - Memory accesses (HOSTIF-AHB Master) through external host
  - As soon as the external host has started with the memory accesses, the ARM926EJ-S may no

longer change the basic configuration (data width, ready polarity, command mode)

• Ready signaling to the external XHIF host is effected by the XHIF\_XRDY signal. XHIF\_XRDY is implement with a tristate driver whose Output\_Enable does not become active before the access beginning (as soon as CS and RD or WR are active) and inactive again at the access end (one cycle after an active XHIF\_XRDY).

At a module design you have to ensure that XHIF\_XRDY is a controlled **push-pull** output that requires an external pull resistance according to its polarity (i.e. if XHIF\_XRDY is low active a pulldown has to be foreseen and vice versa). The pull resistance ensures that the XHIF\_XRDY to the external host is active long enough.

During parameter assignment of the externally connected host you have to take into account that XHIF\_XRDY briefly appears as active for the host at the access beginning due to the pull resistance (it takes up to 11 ns until the pin of ERTEC 200P is driven). To ensure that the external host does not already recognize the access as acknowledged, it has to recognize the XHIF\_XRDY with delay. When an ERTEC 200P functions as external host, this has to be achieved by configuring a corresponding number of "read/write strobe cycles" (see Chapter 5.3.6, parameter R Strobe or W Strobe in the EMC register ASYNC BANK0-3).

• *How can the host recognize that the ERTEC 200P is ready for host accesses after the reset phase?* 

The host can recognize through the Page 0 Range and Offset registers that the ERTEC 200P is ready for host accesses. The Page 0 Range and Offset registers have the value 0x0000\_0000 by default. After configuration by the ERTEC 200P the registers of the Page 0 must have the following values:

- Page 0 Range register: 0x0010 0000

- Page 0 Offset register: 0x0800 0000

This means that the host has to poll this register in the CS\_R area after an ERTEC 200P reset until the values initialized by the ERTEC 200P are read. The host can thus recognize that the ERTEC 200P is ready for host accesses.

Problem with host accesses?

Problems can only occur during the active reset phase of the ERTEC 200P, triggered for example by a:

- Software reset
- Watchdog reset

If the host accesses the CS\_M area during the reset phase, access by the ERTEC 200P is not completed with READY! Accesses by the host to CS\_R are completed during the reset phase, meaning that there is no problem here!

The following points should be observed to recognize / avoid the problem:

- The host must recognize when the ERTEC 200P was reset via Reset (use a GPIO that signals the reset state at the host) and prevent accesses to CS\_M
- At a missing READY the XHIF master has to generate an enforcing READY (i.e. abort access) and initiate error signaling (Interrupt).

## 3.6.6 PN-IP

## **3.6.6.1 PN-IP Interfaces**

## 3.6.6.1.1 AHB Interface

The PN-IP is connected with the multi-layer AHB through an AHB Master and an AHB Slave interface.

Through the AHB Master interface the PN-IP can as the active bus master transfer AHB data through the multi-layer. Simultaneously accesses by other AHB Masters to the PN-IP resources can be carried out through the AHB Slave interface.

The AHB interfaces of the PN-IP do not support Split and Retry functionalities. Otherwise all the transfer types, transfer sizes and burst operations are supported in accordance with the AMBA specification.

## 3.6.6.1.2 Interrupt Management

All the interrupt events that are generated from the mechanisms of the PN-IP can be made available to the connected CPUs through the Interrupt management. Here 2 CPU systems (CPU subsystems) are supported. For the ERTEC 200P these are:

- ARM926 subsystem
- Event Unit in the PER-IF (external host CPU)

Since the distribution of PN Stack and the application software to the CPU systems is not fixed, the assignment of the individual interrupt events to the respective interrupt inputs or interrupt controllers of the CPUs is universal. The set of all the interrupt events occurring in the PN-IP are made available specifically for the ARM926 and host subsystem. This is effected by:

- A CPU-specific Interrupt Controller (PN-ICU) that generates two combined interrupts of all the interrupt events for the ARM926 (PN-ICU 2) / external host (PN-ICU 3) → PN\_IRQ2/3(1:0)
- A CPU-specific multiplexer structure (PN-MUX) that provides 14 selectable PN interrupt events each directly as individual interrupts for the ARM926 (PN-ICU 2) / external host (PN-ICU 3) → PN\_IRQ2/3(15:2).




Figure 14: Basic representation of the Interrupt Management in the PN-IP

The combined interrupts PN\_IRQ2(1:0) (IRQ56/57) and 14 selectable individual interrupts PN\_IRQ2(15:2) (IRQ58-71) are switched by the PN-IP for the ARM926EJ-S Interrupt Controller (ARM-ICU) (Chapter 5.4.1).

The interrupt generation for the host is carried out through the Event Unit in the Peripheral Interface. The PN-IP passes the corresponding interrupts (combined interrupts: PN\_IRQ3(1:0), individual interrupts: PN\_IRQ3(15:2)) to the Event Unit. There the generation of a group interrupt signal to the external host (XHIF\_XIRQ) is carried out.

## PN-ICU:

The generation of the combined interrupt  $PN_{IRQx}(0/1:0)$  is carried out in accordance with the following scheme:




Figure 15: Block diagram of the PN-ICU for the combined interrupts PN\_IRQx(0/1:0)

One Interrupt Controller each exists for each combined interrupt (2x for ARM926 / external host: PN\_IRQ2/3(1:0). The IRQEvent registers are implemented to communicate and store the PN-IP internal events. The same events are interconnected on all the Interrupt Controllers of the combined interrupts. One or more set event bits can respectively trigger a combined interrupt to the external CPU subsystem  $\rightarrow$  PN\_IRQx(0/1:0). This is effected for all event bits through:

- Internal PN-IP events (PN-IP events)
- OR
- Dedicated AHB write access to IRQEvent OR
- Dedicated AHB write accesses (software events through IRQ\_Activate).

Events bits already written / set are not reset during further write accesses to the IRQEvent register, they remain. The assignment and meaning of the individual event bits is identical for all the PN-ICUs (1..3).

The decision whether an interrupt event (set event bit) triggers the corresponding combined interrupt  $PN_IRQx(0/1:0)$ , is configured through masking of the event bits using the IRQMask registers. A set mask bit blocks the corresponding entry so that no  $PN_IRQx(0/1:0)$  is triggered. Those event bits that trigger a combined interrupt  $PN_IRQx(0/1:0)$  can thus be read through the IRQ register (IRQ bits). Writing to this register is ignored. The two combined interrupts will receive different maskings through the software in order to form interrupt groups (for example acyclic API and cyclic API separated by groups).

Resetting of the bits in the IRQEvent registers is carried out through a write access to the RQAck registers. The PN-ICU is to be operated solely in the "**Acknowledge**" mode, meaning that the set event bits are determined through a read access on the IRQ register. A subsequent write access to the IRQAck registers results in resetting of the written register bits in the IRQEvent registers and thus to resetting of the IRQ bits in the IRQ registers.


Deactivation of the PN\_IRQx(0/1:0) combined interrupts is effected through the IRQ\_EOI register. The combined interrupts PN\_IRQx(0/1:0) are reset with a write access to the registers. Renewed

activation of the combined interrupt  $PN_IRQx(0/1:0)$  through set event bits in the IRQEvent registers is possible at the earliest after the specified waiting time (Wait\_Time) has expired.

To ensure flexible adaption of external hardware events to the Interrupt Management, these can be parameterized with regard to the active level through the IRQExt\_Event register using *Ext\_IRQx\_Level. Ext\_IRQx\_Edge* can furthermore be used to select positive or negative edge triggering

## PN-MUX:

The generation of the individual interrupt  $PN_{IRQx}(2/1:15)$  is carried out identically in accordance with the following scheme:



## Figure 16: Block diagram of the PN-MUX for the individual interrupts PN\_IRQx(2:1/15:2)

The Bits(3:0) of the IRQ\_Activate registers are assigned to Event Bits 63 - 60 in order to trigger a software event through combined interrupts  $PN_{IRQx}(0/1:0)$  and individual interrupts  $PN_{IRQx}(2:1/15:2)$ . In the process a software event in the form of a pulse (8-ns pulse) is triggered through a write access to the corresponding register bits. This write access is executed non-storing in the IRQ\_Activate registers. A read access always supplies the value 0x0000.

Which PN-IP event or software event is transferred outwards as an individual interrupt can be set for each interrupt output through the IRQControl\_MUXn registers using the *IRQ\_SelectMUX*. The assignment of the PN-IP events to the respective event number (*IRQ\_SelectMUX*) corresponds to the allocation (bit position) of the PN-IP events in the IRQEvent register.

The interrupt load of the selected individual events in the connected CPU Subsystems can be reduced by writing  $IRQxControl_MUXn.IRQ_WaitTime$ . As long as  $IRQ_WaitTime$  is running  $(IRQ_WaitTime \neq 0x000)$ , no new individual event (individual interrupt) is entered in the respective CPU subsystem. In this time the selected events are stored temporarily in  $IRQxControl_MUXn.IRQ_Event$  and initiate immediate triggering of an individual interrupt after  $IRQ_WaitTime$  has expired ( $IRQ_WaitTime = 0x000$ ). At the same time the value stored in  $IRQ_Event$  is deleted. The individual event is extended to the configured pulse length ( $IRQx_Control_IRQ_Length$ ) by means of Pulse Extension. The current timer value can be read back with a read access. If  $IRQxControl_MUXn$  is accessed again by means of a further write access before  $IRQ_WaitTime$  has expired, the newly written value is used as the  $IRQ_WaitTime$ . This allows the  $IRQ_WaitTime$  to be extended or reduced correspondingly by timely writing of the software.

As long as  $IRQ\_WaitTime$  is not written and thus not used (meaning that  $IRQ\_WaitTime = 0x000$ , default value), the selected individual event (individual interrupt) is transferred directly (combinatorily) to the respective CPU subsystems.

## **3.6.7** Peripheral Interface

The cyclic IO data are stored consistency-ensured in the Peripheral Interface.

The Periphery Interface is connected to the multi-layer AHB through 2 AHB slave interfaces. One slave interface is assigned fixed to the PN-IP (communication) and the other to the application (ARM, Host or GDMA). The Peripheral Interface is configured through the APB.

The AHB interfaces of the PER-IF do not support Split and Retry functionalities. Otherwise all the transfer types, transfer sizes and burst operations are supported in accordance with the AMBA specification.

One interrupt each of the Peripheral Interface is laid to the ARM (IRQ54) (Chapter 5.4.1) and to the external host (XHIF\_XIRQ). One separate Event Unit each is available to this purpose.

The IO RAM in the PER-IF has an EDC Code (1Bit Error correctable, 2Bit Error recognizable). If an error occurs while reading to the IO RAM, the error cause (PER-IF-1B: 1Bit Error corrected or PER-IF-2B: 2Bit Error recognized) is stored in the SCRB register 'EDC Event' (see Chapter 5.3.8) and the interrupt 'EDC\_Event' IRQ48 is triggered (see Chapter 5.4.1). To delete the EDC Event Register has to be overwritten with '0h'. After the reset an initialization of the EDC bits is carried out in the IO RAM. Completion of this initialization is signaled in the SCRB Register 'EDC\_INIT\_DONE' (see Chapter 5.3.8).

Note:

The PerIF register Burst\_Config(7:0) = 0x03 has to be configured to ensure correct operation of the PN-IP module with the PerIF module, see also clause 3.3.5

## 3.6.8 Multiport-Ethernet-PHY

The following functions are supported by PHY:

- ➢ 100Base-TX PHY
- > MII
- ▶ 100Base-FX
- Auto MDI-X
- Next Page support
- Optimized Tx and Rx latency
- Jitter free Latency
- Fast line break detection

## 3.7 Peripherals at the I/O bus (APB)

The function blocks connected to the APB have interfaces with different widths. The following table shows the supported access mechanisms and the data width of these blocks.

Access modes			Waitstates	at the AHB		
Bit 31:24	Bit 23:16	Bit 15:8	Bit 7:0	Read	Write	Function block
8 bits	8 bits	8 bits	8 bits			IO filter,
16 1	oits	16	bits	2	0	Boot_ROM
	32 b	oits				
8 bits	8 bits	8 bits	8 bits			PER_IF (except
16 1	oits	16	bits	Ready	0	PER_IF (except PER_IF-GPIO)
	32 k	oits				
32 bits			2	0	GPIO, PER_IF-GPIO, Timer0-5, F-counter Watchdog, SCRB, SPI1/2, Flash Controller, UART1-4, 1x I <sup>2</sup> C Host Interface	

## Table 8 : Data width of the peripherals

Invalid types of access (byte /half-word writing to the timer) are not întercepted by hardware! There is also no signaling in the form of an Error Response or a time-out (QVZ) interrupt at the AHB. Accesses to memory areas that are not coded out (identified as "not used" in memory mapping Chapter 5.1) trigger the IRQ52 (Chapter 5.4.1) and are completed by a Ready generated by the APB address decoder. Write accesses do not have any influence on the system.. Read accesses supply undefined data.

## 3.7.1 General-Purpose-I/Os

There are a maximum of 96 General Purpose Input/Outputs (GPIOs). These are divided into 2 blocks:

- GPIO31-0, 32-bit (available as default GPIO port)
- GPIO95-32, 64-bit (available alternatively to the XHIF)

**GPIO31-0** is available as the default block and is multiplexed with the interface signals of UART2/3, SPI1/2,  $I^2C_1_3$ , Timer 0 – 5 and ARM926 Watchdog (see Chapter 4.3). After a reset this GPIO block is selected and all are switched to inputs. The alternate functions are set by the software via the GPIO register (see Chapter 5.3.14).

The GPIO15-0 inputs are passed additionally via an I-filter (see Chapter 3.7.2) and laid to the ARM Interrupt Controller (IRQ32-47) (Chapter 5.4.1). The polarity of these signals to the ARM Interrupt Controller can be set in the register GPIO\_POLSEL (see Chapter 5.3.8). Depending on the polarity of the external signal a high-active interrupt level is ensured.

The GPIO3-0 inputs are passed via an I-filter (see Chapter 3.7.2) and can control hardware jobs at the GDMA (see Chapter 3.6.3.1.9). The polarity of these signals to the GDMA can be set in the register GPIO\_POLSEL (see Chapter 5.3.8). A high-active level always has to be set for the GDMA. Since these input signals are not synchronized at the GDMA, the mode "Synchronize" (Mode 2) has to be parameterized selectively in the I-filter for these inputs!

GPIO31-0 have software-selectable integrated pulls (see Chapter 4.5) that have a default configuration after a reset (see corresponding Pull31\_0GPIO register in the SCRB, Chapter 5.3.8). At GPIO11-0 the pulls are disabled by default because no fitting setting can be found for the application due to the alternate functions. **GPIO95-32** is completely not available when the parallel 32-bit Host Interface (XHIF) is used. If XHIF is operated in 16-bit mode, 18 GPIOs remain.

GPIO95-32 have software-selectable integrated pulls (see Chapter 4.5) that have a default configuration after a reset (see corresponding Pull95\_32GPIO register in the SCRB, Chapter 5.3.8). GPIO55-54 (XHIF\_IRQ, XHIF\_XRDY) do not have internal pulls!

3 GPIO modules with 32 GPIOs each are set for the GPIOs. These GPIO modules include the following properties:

- The number of General Purpose Input/Outputs (GPIOs) can be configured per hardware.
- Each GPIO is programmable as an input / output (GPIO function).
- Each GPIO input (pin) can be read by the software.
- Each GPIO output can be set or reset by the software (bit-selective programming is possible).
- The GPIO function can be multiplexed with up to 3 alternative functions (Function A-C).
- 2 Reset signals have an influence on the GPIO register (XRESET\_HW as an asynchronous reset, XRESET\_GPIO\_SM as a selective reset.)
- Most of the GPIO pins have integrated pullups / pulldowns to prevent floating.
- The GPIO pins can be laid via an integrated filter (see Chapter 3.7.2) (necessary for local IOs, external interrupts, alarms, etc.).
- Up to 16 GPIOs (GPIO15-0) can trigger interrupts to the ARM processor and are connected to the ARM Interrupt Controller to this purpose (IRQ32-47) (Chapter 5.4.1). The polarity of these signals to the ARM-ICU (ARM Interrupt Controller) can be set in the register GPIO\_POLSEL (see Chapter 5.3.8). Depending on the polarity of the external signal a high-active interrupt level is ensured. The signals have to be at least 2 clocks (125 MHz) long.
- Up to 6 GPIOs can be used as gate / trigger signals for the internal timer.
- Up to 4 GPIOs (GPIO3-0) can control hardware jobs at the GDMA (see Chapter 3.6.3.1.9). The polarity of these signals to the GDMA can be set in the register GPIO\_POLSEL (see Chapter 5.3.8). A high-active level always has to be set for the GDMA.

Figure 17 shows the block diagram of a GPIO module:




Figure 17: Block diagram GPIO module

In the ERTEC 200P the feature of an GPIO-internal "reset disable" is activated (module input: XRESET\_HW circuited with reset signal. This means that in addition to the global reset (XRESET\_GPIO\_SM) selective resetting in the GPIO\_SM is possible.

In addition to the alternate functions (A-C) integrated in the GPIO modules, the GPIO95-32 block has further alternate functions that are set via the configuration pins CONFIG(6-3) (see Chapter 4.2) or the SCRB register 'CONFIG\_REG' (see Chapter 5.3.8, Host Interface). In addition to the alternate functions (A-C) integrated in the GPIO modules, the GPIO31-0 block has a further alternate function that is set via the configuration pins CONFIG(6-3) (see Chapter 4.2) or the SCRB register 'CONFIG\_REG'.

### 3.7.2 I-Filter

Up to 80 input signals of the GPIO interface (GPIO15-0, GPIO95-32) can be passed via an I-filter. The allocation of the GPIOs to the respective I-filter input is listed in Chapter 4.3. The active input signals D\_IN can be stored in the subsequent modules either unfiltered directly (Mode 1: no synchronization), unfiltered and synchronized (Mode 2) or filtered (Mode 3). In all cases the input signals are passed through the I-filter that operates channel-specifically and can be parameterized via the APB.





Figure 18: Block diagram of the IO Filter

The APB module "I-filter" offers the possibility of filtering short signal peaks and interference coupling. A synchronization unit (IN\_Sync) and filter stage (RC\_Filter) within the module are used to this purpose. These are available for every input (channel). If no filtering of the respective input signal is desired, either the synchronization stage of the I-filter (Mode 2) operates or the respective input signal is passed directly through the I-filter without influencing (Mode 1). The filter stage is supplied by a central cycle divider whose parameterizable cycle sources can also be selected channel-specifically. The exact operating principle of the I-filter is is illustrated by the following block diagram that uses a channel as the example:



### Figure 19: Block diagram of the filter structure of a channel

Filtering of the input signal is carried out after a two-stage synchronization (required to avoid metastable states). The channel-specific filter is implemented as a 5-bit up-down counter that counts up at a "High" state of the input signal and down at a "Low" state. The counter has the value '00h' (load value) after a RESET. Since the input channels are operated separately from each other at the digital input modules, a separate counter has to be implemented for each input signal. It must also be possible to set different filter times channel-specifically with these counters. Selection of the filter time is effected in the 'FILT\_Delay\_x' registers that, depending on the setting, channel-specifically select different cycle sources (Mode 3) or only the synchronization of the input signal. Without RC-filtering (Mode 2). If Mode 2 is the case, the two-fold synchronized input signal D\_IN\_SYN is passed directly to the output signal D\_IN\_Delay and not directed via the counter register. If Mode 1 is the case, the input signal D\_IN is directed directly to the output signal D\_IN\_Delay. The synchronization level and the counter register are bypassed. A dynamic changeover of FILT\_Delay\_x during operation is not allowed. Parameterization is only carried out in the initialization phase.

The cycle sources (TAKT0 to TAKT7) themselves are generated from a central cycle divider for all the channels. The basic cycle for all the divider stages is the APB cycle PCLK (125 MHz). The operating principle is shown in the following block diagram:




Figure 20: Block diagram of the central cycle divider

The central cycle divider consists of several divider stages that are in part also cascaded. The division factors are set for each divider stage via a separate register 'FILT\_Reload\_x'. A dynamic changeover of FILT\_Reload\_x during operation is not allowed.

To determine the "total division factor" the division factors of the individual stages have to be multiplied in the case of cascaded dividers. The following tables show the filter times that are reached with example division factors at 125 MHz:

Parameter register <i>FILT_Reload_x</i>	Example division factor	Filter time (without 2-stage sync.) t <sub>delay</sub>	Minimum filter time (filter time - CYCLE jitter)
Reload_0	8	1.024 µs (TAKT0)	0.960 µs
Reload_1	40	5.12 μs (TAKT1)	4.80 μs
Reload_2	78	9.984 µs (TAKT2)	9.360 µs
Reload_3	390	42.42 µs (TAKT3)	39.30 µs
Reload_4	2	99.84 µs (TAKT4)	93.60 µs
Reload_5	6	299.5 µs (TAKT5)	280.78 μs
Reload_6	30	1.5 ms (TAKT6)	1.406 ms

Reload_7	40	2.0 ms (TAKT7)	1.875 ms
----------	----	----------------	----------

#### Table 9 : Example filter times art the I-Filter Image: Comparison of the text of the text of the text of text of

The respective filter time is calculated by multiplying the corresponding division factor (from divisor 3 on cascaded) with 16xTPCLK, because the output value can only change at every 16th cycle due to the filter principle. The filter times lie in the range of:

- Min. **128 ns** E.g. at: *IN\_Delay\_x=0 & FILT\_Reload\_0=0*
- Max. **134 ms** E.g. at: *IN\_Delay\_x=7 & FILT\_Reload\_3=0x3FF &*

*FILT\_Reload\_*7=0x3FF

The maximum (total) throughput time for the filter module at the given parameterization consists of the filter time plus 16 ns for two-fold synchronization. The minimum (total) throughput time (see Table 9) at this parameterization results from the jitter of the cycle signals TAKT0 to TAKT7.

### 3.7.2.1 Principle of the RC filter


The highest value bit of the 5-bit counter is the filtered output signal (*D\_IN\_Delay*).


When the input signal  $(D_IN_SYN)$  changes to the state "High", the counter begins to count upward. If the counter state changes from '15' to '16', the counter is set automatically to the counter value '31' ('0x1Fh'). When the counter value '31' is reached the output signal  $(D_IN_Delay)$  is also set to "High". The counter value '31' remains until the input signal  $(D_IN_SYN)$  changes from "High" to "Low".

When the input signal  $(D_{IN}SYN)$  changes to the state "Low", the counter begins to count downward. If the counter states changes from '16' down to '15', the counter is set automatically to the counter value '0' ('0x00h'). When the counter value '0' is reached the output signal  $(D_{IN}Delay)$  is also set to "Low". The counter value '0' remains until the input signal  $(D_{IN}SYN)$  changes from "Low" to "High".

In the case of short signal changes during the counting phase the counter is counted up- or downward in accordance with the signal state, meaning that the counter no longer begins at '0' at a signal change (this would be a signal delay and not filtering).

The filter structure thus forms an RC element or an I-controller in digital form.





### 3.7.3 Timer 0 – 5

### 3.7.3.1 Overview

In ERTEC 200P there are six independent timers integrated which serve for monitoring various software routines. Each of these software timers is assigned an own interrupt. Access to the timer registers is carried out at word limits (32 bits).

#### Summary of the timer functions

- Bit down-counter
- Programmable bit prescaler connectable (separately for each timer)
- Loadable/reloadable
- Start, stop and continue function
- Interrupt when counter value '0' has been reached
- Read register for reading out the counter value
- Three event registers for event-driven storing of the counter value:
  - Two external HW events (selectable from the EXTERNAL\_INPUTS signals of the TIMER\_TOP module) for storing in two HW event registers
  - One internal SW event for storing in one SW event register
- Timers are cascadable (prerequisite: timer output of the low-order counter(s) is fed back to the TIMER\_TOP module via the EXTERNAL\_INPUTS signals and is selected as GATE\_TRIG signal at the high-order timer)
- Clocking of the counter can be done with the input clock CLK\_TIMT = APB\_Takt and via the SW (internal gate/trigger signal) as well as via an input signal (external gate/trigger signal)
- Triggering of the counter (loading) can be done via the SW (internal gate/trigger signal) as well as via an input signal (external gate/trigger signal)
- Clock output for supplying further modules (bit divider for CLK\_TIMT = APB\_Clock).

In the zero crossing, an output pulse (TIMER\_OUT) is generated which can be evaluated as interrupt. The TIMER\_TOP module contains six TIMER and multiplexer submodules each for selecting the trigger signals for the individual timers, and functions expanding over all timers (e.g. synchronous releasing of all timers, address coding). The TIMER submodule contains the basic timer function (e.g. counter, prescaler, load register for counter). The distribution of the timer functions to the TIMER and TIMER\_TOP modules is supposed to simplify the reusability in different ASICs.

The TIMER and TIMER\_TOP modules are described in detail in the following sections. Connections of the TIMER\_TOP module to other modules or to ASIC pins are to be found in the functional description of the chip/core level.

### **3.7.3.2 TIMER\_TOP** functionality

The TIMER\_TOP submodule contains the wiring of the individual TIMER modules, the Gate\_Trig\_Control registers, the multiplexer and timer MUX registers for the input signals INT\_GATE\_TRIG\_TIM, EXT\_GATE\_TRIG\_TIM, EVENT1, EVENT2, and the clock divider. The TIMER TOP module consists of the following functional units:

- Gate\_Trig\_Control register for triggering SW gate/trigger signals and for releasing the count pulses for the timers
- SW event trigger register for storing the current counter values in the Int\_Event registers
- Six timers
- Multiplexers and the corresponding registers for selecting the sources for the inputs of the TIMER submodules
- Clock divider and the corresponding register for activating the clock divider.

The TIMER\_TOP module has an APB interface (AMBA 2.0). The access width has to be 32 bits. Different accesses lead to a faulty writing of the register of the TIMER\_TOP module.

### Gate Trig Control Register:

The TIMER\_TOP module has a Gate\_Trig\_Control register in which a SW gate signal can be set/reset for each TIMER module (= INT\_GATE\_TRIG\_TIM inputs of the TIMERs). The effect depends on the selected mode.

Moreover, the count clock can be released/blocked for each TIMER module (= CLK\_EN inputs of the TIMERs). By writing on this register, all TIMER modules can be started / stopped synchronously.

Attention: If the SW gate signal is changed while simultaneously the count clock operating mode is released/blocked, the following behavior applies to all operating modes in which the SW gate signal is relevant:

- a) When blocking the counting pulse:SW gate signal change has no effect anymore.
- b) When releasing the counting pulse:

SW gate signal change is effective in the next count/load clock, depending on the selected operating mode. This also applies to operating modes in which the edge of the SW gate signal is relevant.

### Software event trigger register:

Writing a '1' into the bit "n" of the SW event trigger register triggers a positive edge at the INT\_EV input of the TIMER module "n" and leads to a storing of the counter value of the TIMER module "n" in the Int\_Event register of the TIMER module "n".

The '1' is not stored (read=0).

By writing on this register, the current counter values of all timers can be synchronously stored in the SW event registers of the TIMER modules.

# Multiplexer/TIM\_MUX register:

The TIMER\_TOP submodule has own multiplexers and registers for their control for each timer, which serve for selecting the sources for the inputs of the TIMER modules EXT\_GATE\_TRIG\_TIM, EVENT1, EVENT2. The EXTERNAL\_INPUTS (15:0) inputs of the TIMER\_TOP module are available as sources.

The registers for the multiplexers are designed in such a way that the numbers of the select signals entered there select the corresponding number of the input signal.

Each TIMER module can be assigned own sources for the inputs EXT\_GATE\_TRIG, EVENT1, EVENT2.

Thus, versatile measuring tasks can be configured (for examples, see Section "Sequences"). For the assignment of the input signals of the individual multiplexers, see "Chip/core level", Subsection "Timer".

### Clock divider / clock divider register:

The TIMER\_TOP module has a clock divider for providing a clock for external modules, which is symmetrical with the input clock CLK\_TIMT. The clock divider is 8 bits wide (NUM\_OF\_CLKDIV\_BITS). The current value of the clock divider is not readable.

The clock divider output CLK\_OUT is '0' as long as the clock dividing has not been activated.

The clock dividing is activated by setting the CLK\_DIV\_EN bit to '1' and by writing the clock divider value CLOCK\_DIVIDER\_VALUE with a value unequal to 0 (in the register CLOCK\_DIVIDER\_REG).

When clock dividing is active, the following applies:

- The clock divider output CLK\_OUT is '0' as long as the clock divider has a value smaller than CLKDIV\_VALUE/2, otherwise '1'.
- The divided clock CLK\_OUT is symmetrical if the clock divider value is odd-numbered.
- If the current value of the clock divider is '0', the clock divider is loaded with the value of the bits CLOCK\_DIVIDER\_VALUE.

When clock dividing is enabled, the clock divider value CLOCK\_DIVIDER\_VALUE must not be changed. Before changing the clock divider value CLOCK\_DIVIDER\_VALUE the clock dividing must be disabled by setting Clock Divider Enable CLK\_DIV\_EN to 0.

Attention: Writing a new clock divider value CLOCK\_DIVIDER\_VALUE may have the effect that CLK\_OUT runs with a wrong clock period once.

The clock divider is implemented as a down-counter which counts down cyclically from the clock divider value CLKDIV\_VALUE.

The clock divider divides the frequency of input clock CLK\_TIMT by the factor 1 / (CLKDIV\_VALUE+1). Exception: A clock divider value of 0 supplies CLK\_OUT=0.

Possible values for the clock divider value CLKDIV\_VALUE: '0' to '2^8-1'. At 125 MHz there are therefore output frequencies of 125 MHz /  $2^8$  - 125 MHz / 2 possible.

#### Timer cascading:

The TIMER modules are cascadable under certain conditions. The items stated under "Cascading of TIMER modules" have to be taken into account for that.

# 3.7.3.3 Timer modul Timer block diagram:




Figure 22: TIMER block diagram

The submodules TIMER\_TOP and TIMER operate with the operating clock CLK\_TIMT or CLK. CLK\_TIMT is wired to CLK. The operating clock is 125 MHz and the circuit is designed synchronously with that clock. The reset input of the submodules TIMER\_TOP and TIMER is used as asynchronous reset; a synchronization of the reset input has not been implemented. Each TIMER submodule consists of the following functional units:

- Counter/count register (counter and register for reading the current counter value)
- Prescaler/prescaler register (prescaler and register for prescaler load value)
- Load register (load value of the counter)
- Mode register (setting the operating mode)
- Event register for storing the counter values dependent on events (register Ext\_Event\_1, Ext\_Event\_2, Int\_Event)

#### **Counter / counter register:**

Each TIMER module contains a 32-bit counter which counts down from a start value. The counter stops when the value '0' has been reached or is automatically reloaded if the reload function has been activated in the mode register.

The following sources can be selected as count/load clock of the counter:

- Input clock CLK\_TIMT (125 MHz = APB clock = setting after reset)
- Input clock CLK\_TIMT divided by an 8-bit prescaler

• External gate/trigger signal (input signal INT\_GATE\_TRIG\_TIM or EXT\_GATE\_TRIG\_TIM). All inputs are expected to be synchronous to the clock CLK\_TIMT.

The software can read the current value of the counter in the count register.

The counter range is up to 26 days (Input Clk = 125 MHz, 8bit Clock Divider, 8bit Prescaler, 32bit Timer).

#### **Prescaler / prescaler register:**

In accordance with the presetting, the counter is operated with  $CLK_TIMT$  (125 MHz = APB clock). Nevertheless, each counter can be connected with an 8-bit prescaler (independent parameterization for each timer) so that the runtime of the individual TIMER modules can be increased accordingly.

Each TIMER module contains an 8-bit prescaler which counts down cyclically from a start value, and a prescale register which contains the start value for the prescaler (= PRESCALER\_VAL). The prescaler counts / loads with the internal clock CLK TIMT.

The prescaler is deactivated if

- timer input CLK\_EN=0
- Gate\_effect=0 and external gate/trigger signal has passive level

The current counter value of the prescaler is nonreadable. There is no signal for the prescaler indicating the counter value '0'. The prescaler register is 8 bits wide (NUM\_OF\_PRESCALER\_BITS). The prescaler divides the counter frequency by the factor 1 / (PRESCALER\_VALUE+1).

Possible values for the prescaler register: '0' to ' $2^{8}$  - 1'

#### Load Register:

The load register contains the load value (start value) of the counter. Writing on the load register with a new value causes the takeover of the load value into the counter if the following conditions are met:

- Timer input CLK\_EN = '1' during writing
- Bit DIS\_RLD\_WHEN\_WR\_LDREG in the mode register = '0' during writing

The time of takeover of the load value into the counter also depends on the operating mode of the timer and is carried out with the count/load clock of the counter.

#### Mode Register:

The operating mode of the TIMER module is set via the following bits in the mode register:

- Init\_bit
- Clk\_input select
- Reload\_disable
- DIS\_RLD\_WHEN\_WR\_LDREG
- Ext\_gate\_trig\_enable
- Gate\_polarity
- Gate\_effect
- Timer\_out\_polarity
- Event1/2 control
- Event1,2\_Inversion

The **Init\_bit** is an initialization bit which resets the TIMER module, loads (restarts) the counter with the value from the load register and loads the prescaler with the value from the prescaler register. It deletes all values in the event registers and resets the edge evaluation of the event inputs and the EXT\_GATE\_TRIG signal. After having been set by the software, this bit is automatically deleted again, a reading of the bit by the software always results in the value '0'. The definition is carried out in accordance with the following table:

Init_bit	Function
0	Bit Init_bit not active (no initialization)
1	Bit Init_bit active (initialization)

The counter **counts/loads** with the count/load clock. The selection is done by the mode register bit Clk\_input\_select and the value of the prescaler register in accordance with the following table:

Clk_input_select	Function
0	Count/load clock = rising edge of CLK_TIMT;
	The counting/loading of the counter with the CLK_TIMT edge only takes place if the
	prescaler value is '0'
1	Count/load clock = external gate/trigger signal (edge evaluation with CLK_TIMT is
	valued as count/load enable signal)

The **Reload\_disable bit** determines if the counter stops the counting process when it has reached the value '0' (single mode) or if the counter is newly started with the reload value from the load register when the value '0' has been reachedand the next count/load clock occurs (reload mode). The definition is carried out in accordance with the following table:

Reload_disable	Function
0	Reload mode active
1	Single mode active

Note that in reload mode the cycle length(= time until counter reach zero) includes one additional count/load clock for reloading the counter.

The **DIS\_RLD\_WHEN\_WR\_LDREG** bit in the mode register determines the effect of the writing of a new value on the load register:

DIS_RLD_WHEN	Function
WR_LDREG	
0	Writing a load value on the load register has the effect that the load value is taken over into the counter with the next counter edge or the next gate/trigger signal (depending on the setting in the mode registe).
1	Writing a load value on the load register has the effect that the load value is taken over into the counter under the following conditions
	• The counter has reached the value '0'
	• Bit Reload_disable in the mode register is '0'
	If these conditions are met, the takeover is carried out with the next counter edge or the next gate/trigger signal (depending on the setting in the mode register).

By setting the DIS\_RLD\_WHEN\_WR\_LDREG bit to 1, the takeover of the load register value is only possible during the zero crossing. This function is required to use the timers as phase-shifted cyclic timers.

Note: When writing load register with DIS\_RLD\_WHEN\_WR\_LDREG = 0 the resulting cycle length (= time until counter reach zero) can vary between new load value and new load value + old load value for one cycle.

One of the two input signals **EXT\_GATE\_TRIG** or **INT\_GATE\_TRIG** can be used:

- as gate signal for releasing/blocking the counter, or
- as trigger signal for triggering the counter, or
- as clock signal for clocking the counter.

The selection of the external gate/trigger signal is done by the mode register bit Ext\_gate\_trig\_enable in accordance with the following table:

Ext_gate_trig_enable	Function
0	INT_GATE_TRIG = internal gate/trigger signal
1	EXT_GATE_TRIG = external gate/trigger signal

Differentiation between INT\_GATE\_TRIG and EXT\_GATE\_TRIG (internal and external gate/trigger signal):

- INT\_GATE\_TRIG is triggered by the software
- EXT\_GATE\_TRIG is triggered by an external hardware signal.

The **Gate\_polarity bit** defines the active level or the active edge of the external gate/trigger signal in accordance with the following table:

Gate_polarity	Function
0	Level of the external gate/trigger signal is "high active" or rising edge is active edge
1	Level of the external gate/trigger signal is "low active" or falling edge is active edge

Together with the Clk\_input\_select bit, the **Gate\_effect bit** defines the effect of the external gate/trigger signal in accordance with the following table:

Clk\_input\_select=0 (counter counts with CLK\_TIMT as count/load clock dependent on the preselector value): Gate/Trigger mode switching:

Gate_effect	Function
0	Gate mode:
	External gate/trigger signal has the effect of a gate (=gate mode) for the count/load
	clock and has to be active for counting
1	Trigger mode:
	Each active signal edge of the external gate/trigger signal causes the triggering of the counter with the reload value if the current counter value is unequal to the reload value or has no effect if the current counter value is equal to the reload value (=Trigger mode)

Note on the trigger mode:

If the active signal edge of the external gate/trigger signal occurs in the Trigger mode during CLK\_EN=1 and then CLK\_EN becomes 0 without the preselector value having gone to 0, the previous active signal edge only becomes effective when CLK\_EN is 1 again and the preselector value is 0, i.e. the requirement does not get lost because of CLK\_EN=0.

Clk\_input\_select=1 (counter counts with external gate/trigger signal as count/load clock (edge evaluation)): Count/Toggle mode switching:

Gate_effect	Function
0	Count mode:

	External gate/trigger signal is the count/load clock (Count mode)
1	Toggle mode:
	External gate/trigger signal is the count/load clock and causes the switching between
	• loading of the counter with the reload value (if the current counter value is unequal to the reload value)
	down-counting (if the current counter value is equal to the reload value)

Thus, delays as well as time monitorings can be implemented.

<u>Note:</u> The loading of the counter can simultaneously mean the starting of the counter, namely if Reload disable=1 and Counter value=0 and load value #0.

<u>Note:</u> The bit combination Gate\_effect=1 and Clk\_input\_select=1 can be used to generate a symmetrical output signal out of an unsymmetrical input signal (reload value=1).

The TIM\_OUT output of the TIMER module is active when the counter has the value '0' (non-saving), otherwise passive. The active level of the TIM\_OUT output is defined by the **Timer\_out\_polarity bit** in accordance with the following table:

Timer_out_polarity	Function
0	TIM_OUT = high active
1	TIM_OUT = low active

The storing of the current counter values in the event registers **Ext\_Event\_1** and **Ext\_Event\_2** is done dependent on the bits Event1\_control, Event2\_control, Event1\_Inversion, Event2\_inversion in the mode register and dependent on the inputs EXT\_EV\_1, EXT\_EV\_2 in accordance with the following tables:

#### Bit Event1\_control

Event1_control	Function
00	EXT_EV_1 input does not affect register Ext_Event_1 and register
	Ext_Event_2
01	Rising edge of the EXT_EV_1 input leads to the storing of the counter
	value in the register Ext_Event_1 *)
10	Falling edge of the EXT_EV_1 input leads to the storing of the counter
	value in the register Ext_Event_2 *)
11	Rising edge of the EXT_EV_1 input leads to the storing of the counter
	value in the register Ext_Event_1,
	falling edge of the EXT_EV_1 input leads to the storing of the counter
	value in the register Ext_Event_2 *)

\*) The above table is valid if the Event1\_Inversion bit is set to 0; if the bit is set to 1, the "rising edge" and "falling edge" are to be exchanged.

#### Bit Event2\_control

Event2_control	Function
00	EXT_EV_2 input does not affect register Ext_Event_1 and register
	Ext_Event_2
01	Rising edge of the EXT_EV_2 input leads to the storing of the counter
	value in the register Ext_Event_1
10	Falling edge of the EXT_EV_2 input leads to the storing of the counter
	value in the register xt_Event_2
11	Rising edge of the EXT_EV_2 input leads to the storing of the counter

value in the register Ext_Event_1, the falling edge of the EXT_EV_2 input leads to the storing of the coun value in the register Ext_Event_2	
--	--

\*) The above table is valid if the Event2\_Inversion bit is set to 0; if the bit is set to 1, the "rising edge" and "falling edge" are to be exchanged

All combinations of the bits Event2\_control, Event1\_control in which the EXT\_EV\_1 input as well as the EXT\_EV\_2 input would cause a storing of the counter value in the same register are forbid-den. If these combinations are set nevertheless, the counter value is not stored.

The registers Ext\_Event\_1 and Ext\_Event\_2 are readable and writable by the software; the setting of the registers after reset is '0000h'.

If the condition for storing the current counter values in the event registers Ext\_Event\_1 and Ext\_Event\_2 occurs simultaneously with a writing of one of these registers, the writing is treated preferentially.

The storing of the current counter values in the event register Int\_Event is triggered by a positive edge of the INT\_EV input. The register is readable by the software and writable; the setting of the registers after reset is '0000h'.

By storing the current counter values with the edges of the inputs EXT\_EV\_1, EXT\_EV\_2 into the event registers Ext\_Event\_1 and Ext\_Event\_2 it is possible to measure time intervals and periods between the inputs EXT\_EV\_1, EXT\_EV\_2. By storing the current counter value with the rising edge of the INT\_EV input into the event register Int\_Event it is possible to measure time intervals and periods between write accesses to the SW event trigger register.

The loading of the counter can be triggered in four different ways:

- Loading of the counter by writing the Init\_bit in the mode register
- Loading of the counter by writing the load register
- Automatic loading of the counter after having reached the value '0' in the reload mode
- Loading of the counter by an external load signal (EXT\_GATE\_TRIG signal)

The counter counts/loads only if the following count/load conditions are met:

- Input CLK\_EN=1
- Count/load clock of the TIMER module active.

<u>Exception</u>: The loading of the counter with the value from the load register always takes place when writing the Init\_bit in the mode register.

Each TIMER activity which is carried out dependent on the edge of an input signal (INT\_GATE\_TRIG or EXT\_GATE\_TRIG, EXT\_EV1, 2, INT\_EV) becomes effective with the third CLK\_TIMT signal at the latest.

The active edges of the input signals at which the edge evaluation is carried out have to have a minimum distance, also see "Timing requirements".

#### **Event register:**

Each TIMER module has:

- Two HW event registers (Ext\_Event\_1 and Ext\_Event\_2) in which the current counter values are stored with an edge of the inputs Ext\_Ev\_1, Ext\_Ev\_2 (edge programmable), and
- One SW event register (Int\_Event) for storing the current counter values with a positive edge of the input INT\_EV.

## 3.7.3.4 Overview of the counter count modes

Gate_ polar- ity	Ext_ gate_ trig_ en-	Gate_ effect	Clk_ in- put_ select	Function	
	able				
0	0	0	0	Gate mode: Counter counts/loads with internal clock CLK_TIMT dependent on the preselector value as long as INT_GATE_TRIG=1.	
0	0	0	1	Count mode:	
				Counter counts/loads with each rising edge of INT_GATE_TRIG, independently of the preselector value.	
0	0	1	0	Trigger mode: Counter counts/loads with internal clock dependent on the preselector value and each rising edge of INT_GATE_TRIG triggers the counter (sets the counter to the load/reload value if the current counter value is unequal to the load/reload value or has no effect if the current counter value is equal to the reload value).	
0	0	1	1	Toggle mode: Counter changes with each rising edge of INT_GATE_TRIG independently of the preselector value between	
				<ul> <li>loading with load/reload value (if the current counter value is unequal to the load/reload value)</li> </ul>	
				and	
				• down-counting (if the current counter value is equal to the load/reload value)	
0	1	0	0	Gate mode:	
				Counter counts/loads with internal clock CLK_TIMT dependent on the preselector value as long as EXT_GATE_TRIG=1.	
0	1	0	1	Count mode: Counter counts/loads with each rising edge of EXT_GATE_TRIG, independently of the preselector value.	
0	1	1	0	Trigger mode:	
				Counter counts/loads with internal clock dependent on the preselector value and each rising edge of EXT_GATE_TRIG triggers the counter (sets the counter to the load/reload value if the current counter value is unequal to the load/reload value or has no effect if the current counter value is equal to the reload value).	
0	1	1	1	Toggle mode:	
				Counter changes with each rising edge of EXT_GATE_TRIG independently of the preselector value between	
				loading with load/reload value (if the current counter value is unequal to the load/reload value)	
				and	
				down-counting (if the current counter value is equal to the load/reload value)	
1	0	0	0	Gate mode:	
				Counter counts/loads with internal clock CLK_TIMT dependent on the preselector value as long as INT_GATE_TRIG=0.	
1	0	0	1	Count mode:	
				Counter counts/loads with each falling edge of INT_GATE_TRIG, independently of the preselector value.	

1	0	1	0	Trigger mode:	
	0	1	0	Counter counts/loads with internal clock dependent on the preselector value and each falling edge of INT_GATE_TRIG triggers the counter (sets the counter to the load/reload value if the current counter value is unequal to the load/reload value or has no effect if the current counter value is equal to the reload value).	
1	0	1	1	Toggle mode:	
				Counter changes with each falling edge of INT_GATE_TRIG independently of the preselector value between	
				• loading with load/reload value (if the current counter value is unequal to the load/reload value)	
				and	
				<ul> <li>down-counting (if the current counter value is equal to the load/reload value)</li> </ul>	
1	1	0	0	Gate mode:	
				Counter counts/loads with internal clock CLK_TIMT dependent on the preselector value as long as EXT_GATE_TRIG=0.	
1	1	0	1	Count mode:	
				Counter counts/loads with each falling edge of EXT_GATE_TRIG independently of the preselector value.	
1	1	1	0	Trigger mode:	
				Counter counts/loads with internal clock dependent on the preselector value and each falling edge of EXT_GATE_TRIG triggers the counter (sets the counter to the load/reload value if the current counter value is unequal to the load/reload value or has no effect if the current counter value is equal to the reload value).	
1	1	1	1	Toggle mode:	
				Counter changes with each falling edge of EXT_GATE_TRIG independently of the preselector value between	
				• loading with load/reload value (if the current counter value is unequal to the load/reload value)	
				and	
				• down-counting (if the current counter value is equal to the load/reload value)	

### 3.7.3.5 Timing requirements

The following applies to the TIMER submodule:

The minimum low pulse width and the minimum high pulse width of the signals INT\_GATE\_TRIG, EXT\_GATE\_TRIG, EXT\_EV1, EXT\_EV2, INT\_EV must be at least one CLK\_TIMT clock.

Furthermore it is required, that the active edges of the input signals at which the edge evaluation is carried out must have a minimum distance according to the following table:

Signal	Minimum distance
INT_GATE_TRIG,	At least three CLK_TIMT clocks;
EXT_GATE_TRIG	The following applies additionally: If one of the signals INT_GATE_TRIG or EXT_GATE_TRIG is used as a gate or trigger, it has to take at least three CLK_TIMT clocks plus the number of CLK_TIMT clocks set in the preselector in order to become effective.
EXT_EV1, EXT_EV2, INT_EV	At least two CLK_TIMT clocks

### 3.7.3.6 Operating rules

#### Initialization sequence, modifications of the mode register Initialization sequence:

- 1. Stop counter (CLK EN=0 = setting after reset)
- 2. Write load register (counter is not loaded if CLK EN=0)
- 3. Write mode register with Init bit = '1': counter is loaded with load register
- 4. Start counter (CLK EN=1).

The initialization sequence also has to be carried out with each modification of the mode register to prevent any side effects when changing the operating mode.

#### **Cascading of TIMER modules:**

The TIMER modules can be cascaded with each other, provided that the timer output of the lowervalue counter(s) is fed back to the TIMER TOP module via the EXTERNAL INPUTS signals and is selected as GATE TRIG signal at the high-order timer). Proceed as follows for that:

- 1. Program the multiplexer in such a way that each high-order counter has the timer output of the low-order counter as GATE TRIG signal.
- 2. Define the interrupt evaluation in such a way that the interrupt of the high-order counter is evaluated. The interrupt of the low-order counter(s) must not be evaluated.
- 3. Set the operating modes (mode register, prescaler register) of the cascaded TIMER modules the same way (not absolutely necessary but reasonable if the cascaded TIMER modules are to count with the same clock).
- 4. When reading the counter value, make sure that the data is consistent, e.g. write SW event trigger register bits for all cascaded TIMER modules in order to take over the values of these TIMER modules synchronously into the Int Event registers; then, read the Int Event registers of these TIMER modules.
- 5. The setting of the preselectors for the cascaded TIMER modules has to be adapted to the application (same preselectors are reasonable).

#### Note on the Toggle mode

For the first count/load clock after having set the Toggle mode or after reset or after active Init bit, it cannot be predicted if the count/load clock causes a loading of the counter with the reload value or a down-counting (depends on the level of the count/load clock during the setting or during the active Init bits).

If this information is important for the software, it has to poll the level and value of the counter during the first count/load clock.

#### Be careful when storing into event registers!

The following combination of the bits Event2 control, Event1 control is forbidden:

Event2_control	Event1_control
01	01
01	11
10	10

10	11
11	01
11	10
11	11

#### 3.7.3.7 Connections on Toplevel

#### Timer gate/trigger/event inputs

The timer module has an own multiplexer for each timer for the selection of the sources for the external timer gate/trigger inputs and the external timer event inputs. The assignment of the sources to the timer multiplexers is stated in the table below.

ATTENTION: Cascading of the timers is only possible when the outputs of the lower-level timers are connected to the EXT\_GATE\_TRIG mux of the respective higher-level timer(s)!

ATTENTION: It is expected that all timer inputs/outputs are synchronous with the timer clock. Asynchronous inputs (e.g. of ASIC pins) have to be synchronized accordingly. The synchronization of the ASIC pins is done on the core level via two flip-flops each with 125 MHz.

The final assignment of the TIM\_TRIG is done after the specification of the pinning.

Timer	Ext_Gate_Trig_MUX	Event_1_MUX	Event_2_MUX
Timer 0-5	Bit0: TIM_TRIG0 (GPIO6/26)	Bit0: TIM_TRIG0 (GPIO6/26)	Bit0: TIM_TRIG0 (GPIO6/26)
	Bit1: TIM_TRIG1 (GPIO7/27)	Bit1: TIM_TRIG1 (GPIO7/27)	Bit1: TIM_TRIG1 (GPIO7/27)
	Bit2: TIM_TRIG2 (GPIO8)	Bit2: TIM_TRIG2 (GPIO8)	Bit2: TIM_TRIG2 (GPIO8)
	Bit3: TIM_TRIG3 (GPIO9)	Bit3: TIM_TRIG3 (GPIO9)	Bit3: TIM_TRIG3 (GPIO9)
	Bit4: TIM_TRIG4 (GPIO10)	Bit4: TIM_TRIG4 (GPIO10)	Bit4: TIM_TRIG4 (GPIO10)
	Bit5: TIM_TRIG5 (GPIO11)	Bit5: TIM_TRIG5 (GPIO11)	Bit5: TIM_TRIG5 (GPIO11)
	Bit6: TIM_OUT0 (Timer 0)	Bit6: TIM_OUT0 (Timer 0)	Bit6: TIM_OUT0 (Timer 0)
	Bit7: TIM_OUT2 (Timer 2)	Bit7: TIM_OUT2 (Timer 2)	Bit7: TIM_OUT2 (Timer 2)
	Bit8: TIM_OUT4 (Timer 4)	Bit8: TIM_OUT4 (Timer 4)	Bit8: TIM_OUT4 (Timer 4)
	Bit9: CLK_OUT (clock divider output	Bit9: CLK_OUT (clock divider output	Bit9: CLK_OUT (clock divider output
	timer top)	timer top)	timer top)
	Bit10: '0'	Bit10: '0'	Bit10: '0'
	Bit11: '0'	Bit11: '0'	Bit11: '0'
	Bit12: '0'	Bit12: '0'	Bit12: '0'
	Bit13: '0'	Bit13: '0'	Bit13: '0'
	Bit14: '0'	Bit14: '0'	Bit14: '0'
	Bit15: '0'	Bit15: '0'	Bit15: '0'

#### Table 10 : Table Assignment of the timer gate/trigger/event inputs to the timer multiplexers

With the external inputs TIM\_TRIG0-5 it is possible to control the Timers from external HW. With the internal inputs TIM\_OUT0, TIM\_OUT2, TIM\_OUT4, it is possible to link timers to each other. The output of the clock divider CLK\_OUT in the timer top is connected with bit9 of the input multiplexer.

All six timer outputs (TIM\_OUT0-5) are connected to ASIC outputs via GPIOs and the Interrupt Controller (IRQ21-26) (Kap. 5.4.1).

It is advisable to share the timers between the application and the PN stack. Timer 0-2 should use for the PN stack and Timer 3-5 for the application.

### 3.7.4 F-Counter

In the case of F-applications a further timer independent of the system cycle has to be provided in addition to the system timer. The functionality corresponds to the F-counter function of the ERTEC 200 blocks.

The F-counter is triggered through a separate input BYP\_CLK. Triggering of the F-counters is not possible in the Clock Bypass mode (CONFIG(2)='1') (see Chapter 4.2).




Figure 23: Block diagram F-timer

### **3.7.4.1** Description of function

The asynchronous input signal F\_CLK of the external independent time base is applied to a synchronization stage via the input pin BYP\_CLK. The SYNC stage is realized with 3 FF stages in order to reliably exclude metastable states at the counter input from arising.

In a downstream stage for edge detection the count pulses (F-counter-EN) are generated and applied to the 32-bit down counter. All the flipflops of the circuit operate with the APB cycle (125 MHz).

The 32-bit counter is reset to 0x0000 0000h with the asynchronous block reset (XRESET and XSRST, not visible in Figure 23). The next count pulse sets the counter to 0xFFFF FFFh. Every further pulse carries out a decrement of the counter state. If the counter reach 0x0000 0000h the next count pulse set the counter to 0xFFFF FFFh(WrapAround). The F-Counter\_Res register (see Chapter 5.3.13) is set by writing the value 0xXXXX 55AAh (X:= don't care) to the address of the F-counter Reset register (word or half-word), resulting in a reset of the 32-bit counter to 0x0000 0000h. The FCOUNTER\_RES register is reset automatically back to 0 one cycle later.

The complete 32-bit counter state is switched to the APB bus by a read access (word) to the Fcounter. A consistency access to the counter value has to be by a word access. Half-word and byte accesses are theoretically possible, but deliver an inconsistency counter value.

### **3.7.4.2** Application information

The maximum permissible input frequency for F\_CLK amounts to  $\frac{1}{4}$  of the APB clock at a quartz failure at a 50% duty cycle.

In regular operation the PLL supplies 500 MHz at a quartz supply of 25 MHz.

In the case of a quartz failure at the ERTEC 200P a minimum output frequency is set at the PLL. This freewheel frequency of the PLL amounts to 100 - 300 MHz. At a quartz failure this results in a minimum APB CLK frequency of PLLOUT<sub>min</sub>/4 ( $\sim$  25 MHz).

For safety reasons the externally applied independent F-CLK should amount to a maximum of  $\frac{1}{4}$  of the minimum APB clock possible (at quartz failure) in order to reliably prevent malfunctions in the edge recognition.

Currently 32768 Hz is foreseen as the independent F-CLK. This ensures a very high safety distance to the internal system clock.


## 3.7.5 ARM926 Watchdog

# 3.7.5.1 Overview

The ARM926 watchdog primarily consists of two counters with different widths (32 and 36 bit) that count down from a parameterized initial value.

The watchdog has the following principal characteristics:

- The clock pulse supply is 125 MHz (APB clock)
- One output signal of the Counter0 watchdog (XWD\_OUT0) is output at an alternate Function of a GPIO pin.
- After the watchdog Counter0 expires an interrupt (WD\_INT: WD\_INT\_ARM926) is generated (IRQ27, see chapt: 5.4.1).
- After the watchdog Counter1 expires (XWD\_OUT1) the 'XRES\_ARM926\_WD' is generated (see chapt: 3.8.2.4).



### 3.7.5.2 Block diagram

Figure 24: Block diagram ARM926 Watchdog

### Counter0:

Counter0 is a 32-bit wide counter output that counts to 0 starting with the value passed in the RELD0(\_LOW/\_HIGH) register with the clock pulse from the CLK\_WD pin. The watchdog is (re)started with Run/xStop\_Z0=1 and, when required, stopped with Run/xStop\_Z0=0.

The output is XWD\_OUT0=0 when the watchdog is stopped. If the watchdog has been started and Counter0  $\neq$  0, then the output is XWD\_OUT0=1, otherwise XWD\_OUT0=0.

Denote that in the case that Counter0 is preloaded with 0 and is started, the output XWD\_OUT0 is also 1 for one clock cycle. Probably this is not a use case, this is stated only to get a whole picture of the circuit.

If the input is Load=1, the watchdog will be triggered, i.e. the Counter0 will be loaded with the value contained in the RELD0(\_LOW/\_HIGH) register and will continue counting from this value. The WDOG0 register can be used to fetch the current value of the counter.

The Status\_Counter0 output is active only when Run/xStop\_Z0=1 and Counter0 has expired.

An expired Counter0, i.e. Counter0 decremented to 0, initiates an interrupt (WD\_INT). For a Timing Diagram see also figure "XWD\_OUT0/ WD\_INT signal sequence"

### Counter1:

Counter1 is a 36-bit wide counter that counts to 0 starting with the value passed in the RELD1(\_LOW/\_HIGH) register with the clock pulse from CLK\_WD pin. The RELD1(\_LOW/\_HIGH) register contains only the high order 32 bits of the counter. The four low order bits of the counter are always loaded with the value 0x0.

The watchdog is (re)started with Run/xStop\_Z1=1 and, when required, stopped with Run/xStop\_Z1=0. If Counter1 is stopped or it is started but has not yet attained the value 0, then the output is XWD OUT1=1. The output is XWD OUT1=0 when Counter1 has expired.

If the input is Load=1, the watchdog will be triggered, i.e. the upper 32 bits of Counter1 will be loaded with the value contained in the RELD1(\_LOW/\_HIGH) register and the watchdog will continue counting from this value to zero.

The WDOG1 register can be used to fetch the current value of the counter (only the upper 32 bits). The Status\_Counter1 output is active only when Run/xStop\_Z1=1 and Counter1 has expired.

### CTRL/Status register (X=0,1):

The register is 32-bit wide and contains data only in the lower 16 bits. The upper 16 bits contain a special signature (see also 'write protection').

- Run/xStop\_ZX-Bits: Starts and stops the Counter0.
- Load: The Load signal acts simultaneously on both counters (provided they have been enabled). The Load signal from the register is synchronized for the counter side. An increasing edge at the load input of the counter loads the CounterX with the value from RELD0(\_LOW/\_HIGH) or RELD1(\_LOW/\_HIGH). The software does not need to reset the load bit

The software does not need to reset the load bit.

• Status\_counterX: This bit is a single status bit present separately for each counter. If the bit is set, then the associated counter has attained the value 0. If Run/xStop\_ZX=0, then the associated status bit always reads logical 0.

#### **RELD0\_LOW & RELD0\_HIGH:**


These two 32-bit registers contain user data only in the lower 16 bits. Each of the upper 16 bits is reserved for a special signature (see also 'write protection'). Thus, the 32-bit value for the counter consists of the lower halves of both registers. The register values must be changed only when the counter is stopped (Run/xStop\_ZX = 0).

#### **RELD1\_LOW & RELD1\_HIGH :**

These two 32-bit registers contain user data only in the lower 16 bits. Each of the upper 16 bits is reserved for a special signature (see also 'write protection'). Thus, the 32-bit value for the counter consists of the lower halves of both registers. Only the upper 32 bits of the reload value can be specified for these counters – the lower 4 bits are always logical 0. The register values must be changed only when the counter is stopped (Run/xStop\_ZX = 0).

#### WDOG0 & WDOG1:

These two registers can be used to read the current values of the two counters. Only the upper 32 bits of the current counter value can be read for Counter1. The content of the two registers will be updated after each increasing edge of the counter cycle clock (CLK\_WD). Thus, without requiring the wait state, a read access to these registers always returns the contents of the two counters after the last recognized counter cycle



### 3.7.5.3 Signal waveforms

### Figure 25: XWD\_OUT0/ WD\_INT signal sequence

After a reset, the XWD\_OUT0 output is initially logical 0. The XWD\_OUT0 output is inactive (=1) only after Counter0 has been started (Run/xStop\_Z0=1) and provided the counter value  $\neq 0$ . If after the start or the last retrigger pulse Counter0 expires after time t1, then

- the XWD\_OUT0 output becomes active (=0),
- the "Status\_Counter0" status bit is set and
- the INT\_WD interrupt signal becomes active (the increasing edge for INT\_WD initiates the interrupt).

A retrigger pulse (Load=1 & Reload-value  $\neq$  0) or stopping the counter (Run/xStop\_Z0=0) causes the status bit and the interrupt signal to be reset.

The XWD\_OUT0 output assumes the value logical 1 again only when Counter0 is subsequently restarted with a value  $\neq 0$ .

$$t_1 = (RELD0 + 1) \times T_{REF\_CLK\_IN}$$


 $t_1$ : Time until the counter expires

*RELD0*: Decimal value of the reload value for Counter0

 $T_{REF\_CLK\_IN}$ : Period duration of the system cycle clock (8 ns).

 $T_{REF CLK IN} = 125$  MHz:

 $t_{1MIN} = 0$  sec,  $t_{1MAX} = 34,36$  sec, Interval = 8 ns



#### Figure 26: XWD\_OUT1 signal sequence

After a reset, the XWD\_OUT1 output is initially logical 1. The XWD\_OUT1 output becomes logical 0 and the "Status\_Counter1" status bit is set only after Counter1 has been started (Run/xStop\_Z1=1) and the time t2 has expired after the start or the last retrigger pulse (Load=1).

A retrigger pulse (Load=1 & Reload-value  $\neq$  0) or stopping the counter (Run/xStop\_Z1=0) causes the status bit and the XWD\_OUT1 output to be reset again.

$$t_2 = (RELD1 \times 16 + 1) \times T_{REF\_CLK\_IN}$$

*t*<sub>2</sub>: Time until the counter expires

*RELD1*: Decimal value of the reload value for Counter1

 $T_{REF CLK IN}$ : Period duration of the system cycle clock (8 ns)

 $T_{REF\_CLK\_IN} = 125$  MHz:

 $t_{2MIN} = 0 \text{ sec}, t_{2MAX} = 549.76 \text{ sec}, \text{ Interval} = 128 \text{ ns}$ 

#### 3.7.5.4 Write protection of the watchdog register

If the Watchdog Control/Status register or one of the Watchdog Reload registers is to be written, a defined bit combination in the upper 16 bits (key bits) must be written simultaneously. The key bits are 9876h (arbitrary). The read access returns the value 0000h in the upper 16 bits.

### 3.7.5.5 Starting the Watchdog

The following sequence describes the initialization phase which at first has to be performed by software:

• Write a proper value for RELD0/1 (\_LOW/\_HIGH)

- Load the values by writing to the Load register
- Activate the watchdog by writing 1 to the Run/xStop\_Z0/1 registers

### 3.7.5.6 Notes

- By coupling an external host over the XHIF interface directly, the watchdog in the ERTEC 200P can be used. The XWD\_OUT0=0 (counter0 expired) can signalized to the external host over a GPIO port.
- For embedded single processor systems with ERTEC 200P the watchdog function is mandatory.

# 3.7.6 SPI1/2

The SPI1/2 interfaces are "master-slave" SPI function blocks. Interfacing to the APB bus is effected through a 16-bit interface.

The interfaces are realized with a soft macro of ARM (PL021). The base frequency for the bit-rate generation amounts to 125 MHz.

The following modes are supported by the macro:

- Motorola SPI-compatible mode
- Texas Instruments Synchronous Serial Interface
- National Semiconductor Microwire Interface

The SPI macro has the following features:

programable Bitrate
 Master: 1922.27 Bd – 25 MBd
 Slave: 1922.27 Bd – 20,83 MBd

The SPI module can be controlled by the ARM926 or the GDMA Controller. Access by the external host via the Host Interface is also possible, but without interrupt support. The Module FIFO Interrupt is not activated or deactivated until 4 entries have been effected (depending on the transfer direction).

• SPI1/2\_SSPRXDMA:

The RX FIFO contains at least one character and is not empty. Since the SPI cannot know when the last character has been read in, the GDMA has to be operated in SINGLE-byte access mode (AHB) here. 1 to 65536 characters can thus be transferred per DMA request, the job consists of a transfer entry.

• SPI1/2\_SSPTXINTR: The SSPTXINTR interrupt (Transmit FIFO is half full or less) has to be enabled for operation. The TX FIFO is at least half empty and can thus hold 4 characters. The GDMA has to be operated in INCR4-byte access mode (AHB) so that a FIFO overrun does not happen. If the transmission length is not modulo 4, the remaining characters are transferred by the GDMA Controller by INCR Burst byte (indefinite length). 1 to 65536 characters can thus be transferred per DMA request, the job consists of a transfer entry.

The following SPI interrupts are switched to the ARM Interrupt Controller (IRQ13-16) (Chapter 5.4.1):

• SPI1/2\_SSPINTR Combined interrupt

• SPI1/2\_SSPRORINTR Overrun Error interrupt

For byte-specific operation of the SPI1/2 interfaces by the ARM926 the following internal FIFO status is switched to the ARM Interrupt Controller (ARM-ICU) from the respective SPI modules (IRQ28-31 see Chapter 5.4.1):

- SPI1/2\_RNE Receive FIFO not empty (corresponds to SPI1/2\_SSPRXDMA)
- SPI1/2\_TFE Transmit FIFO empty

The status information is sampled by the internal SPI-IP status register SSPSR.

This ensures that the required timing for stable redundancy communication between the IM modules is ensured.

The SPI1/2 interfaces share the external pins with GPIOs / XHIF. The SPI1/2 interfaces are only available if the GPIO Control registers are programmed correspondingly or the corresponding SPI interface is set as the boot medium via the boot pins. In this case the bootloader in the internal ROM has to enable this SPI interface through corresponding GPIO Control register parameterization.

The SPI1/2 interfaces support the following external signals respectively:

- SFRMOUT (Output): Serial Frame Output (master)
- SCLKOUT (Output): Serial Clock Output (master)
- SSPCTLOE (Output): Output enable signal for SCLKOUT and SFRMOUT
- SSPTXD (Output): Serial Data Output
- SSPOE (Output): Output enable signal when SSPTXD is valid
- SFRMIN (Input): Serial Frame Input (slave)
- SCLKIN (Input): Serial Clock Input (slave)
- SSPRXD (Input): Serial Data Input

If the SPI1/2 Output signals are enabled at the GPIO, these signals drive directly. They are not subject to an Output Enable control!

The following baud rates result for the cycle output of the synchronous serial interfaces depending on the parameters of the SPI1/2.

 $F_{CLKOUT} = 125 \text{ MHz} / (CPSDVR*(1+SCR))$ 

With the following applying for the parameters:

SPI master:	CPSDVR	:= (2254), only in steps of 2
	SCR	:=(0255)
SPI1 slave:	CPSDVR	:= (2254), only in steps of 2
	SCR	:= (2255)

### 3.7.7 UART1-4

The ERTEC 200P contains 4 UARTs.

The UART is realized with the soft macro of ARM (PL011). This is *similar* to the standard UART 16C550. For a detailed description of the registers and the individual functions refer to the document 'DDI0183F\_uart\_pl011\_r1p4\_trm.pdf'/15/.

The soft macro PL011 deviates from the standard UART 16C550 as follows:

- Receive FIFO Trigger Level can be set: 1/8, 1/4, 1/2, 3/4 or 7/8
- The deltas from the modem status signals are not available
- The internal register address mapping and the register bit functions differ

The following 16C550 features are not supported by PL011:

- 1.5 stop bits (1 or 2 stop bits only are supported)
- Independent 'Receive Clock'

The UARTs can be controlled by the GDMA and the ARM926.

• UART1-4\_RX-FIFO not empty:

The RX FIFO contains at least one character and is not empty. Since the UART cannot know when the last character has been read in, the GDMA has to be operated in SINGLE-byte access mode (AHB) here. 1 to 65536 characters can thus be transferred per DMA request, the job consists of a transfer entry.

• UART1-4\_TX-FIFO half-full or less: The TX FIFO is at least half empty and can thus hold 8 characters. The GDMA has to be operated in INCR8-byte access mode (AHB) so that a FIFO overrun does not happen. If the transmission length is not modulo 8, the remaining characters are transferred by the GDMA Controller by INCR Burst byte (indefinite length). 1 to 65536 characters can thus be transferred per DMA request, the job consists of a transfer entry.

The following UART interrupts are switched to the ARM Interrupt Controller (IRQ5-12) (Chapter 5.4.1):

•	UART1-4_UARTINTR:	Combined interrupt (Modem Status, Receive FIFO, Transmit
		FIFO, Receive Timeout, Error); individual interrupts can be masked
•	UART1-4 UARTEINTR:	Error Interrupt

The baud rates are derived from the APB cycle (125 MHz). The baud rate is calculated in accordance with the following equation:

BR =  $F_{UARTCLK}$  / (BRD \* 16) or BAUDDIV = ( $F_{UARTCLK}$  / (16 \* BR)) With BAUDDIV = (BRD<sub>1</sub>),(BRD<sub>F</sub>) (e.g. at BAUDIV = 1.085  $\rightarrow$  BRD<sub>1</sub> = 1, BRD<sub>F</sub> = 0.085)

BAUDDIV encompasses an integer component  $(BRD_I)$  and a fractional component  $(BRD_F)$ . The value (m) for setting the fractional divider is calculated in accordance with the following equation:

 $m = integer ((BRD_F * 64) + 0,5)$ 

The baud rate error is calculated in accordance with the following equation:

### $E_P = ((BR - BRI)/BRI) * 100 [\%]$

With: F <sub>UARTCLK</sub>	= UART base frequency = APB cycle frequency (125 MHz)
BR	= Baud rate
BRI	= Ideal baud rate
BRDI	= Integer component of the Baud Rate Divisor to be programmed
$BRD_F$	= Fractional component of the Baud Rate Divisor to be programmed
m	= Fractional value to be set for the Fractional Divider (1/64 interval)
E <sub>P</sub>	= Percentage deviation of the baud rate from the ideal baud rate

Table 11 lists the baud rate values to be set for the baud rates and the deviations from the standard baud rates. The UART (incl. APB interface) is supplied by a clock with 125 MHz.

BRI	BRDI	m (fractio-	BR	E <sub>P</sub> %	Comment	
	(integer)	nal)				
460800	16	61	460829,49	+0,01	Debugger	
230400	33	58	230414,75	+ 0,01	IO-Link	
187500	41	43	187476,57	- 0,01		
115200	67	52	115207,37	+0,01	PC	
76800	101	46	76804,92	+0,01	PC	
57600	135	41	57597,05	- 0,01	PC	
38400	203	29	38399,51	~ 0	IO-Link	
19200	406	58	19199,75	~ 0	PC	
14400	542	34	14400.09	~ 0	PC	
9600	813	51	9600,06	~ 0	PC	
4800	1627	39	4799,98	~ 0	IO-Link	
2400	3255	13	2400,00	~ 0	PC	
1200	6510	27	1199,99	~ 0	PC	
110	Not possible!	Not possible!	Not possible!			

Table 11 : Baud rates UART at  $F_{UARTCLK} = 125 \text{ MHz}$ 

The UART supports the following external signals:

- Transmit Data (TXD, Output)
- Receive Data (RXD, Input)
- Clear To Send (CTS, Input)
- Data Carrier Detect (DCD, Input)
- Data Set Ready (DSR, Input)
- Ring Indicator (RI, Input)
- Request to Send (RTS, Output)
- Data Terminal Ready (DTR, Output)

The UART1-4 interfaces are available as alternate functions at the GPIO. The alternate function can be set by software in the GPIO registers (see Chapter 5.3.14).

UART1 is available completely including the modem signals on the GPIO95-32. Only Transmit, Receive Data, CTS and RTS can be enabled respectively of UART2. Only Transmit and Receive Data are available of UART3-4. UART3 is planned for debugging and lies on the GPIO31-0. UART2 also lies on the GPIO31-0 and UART4 on the GPIO95-32.

The IO Link baud rates are supported with the residual error is < 0.01%. A total of up to 4 IO Link interfaces can be used. GPIOs are still required for a IO Link channel.

# 3.7.8 I<sup>2</sup>C

The ERTEC 200P contains one I<sup>2</sup>C module for general purpose applications (I<sup>2</sup>C\_3, master / slave interface). This module is located at the Toplevel and controlled by the ARM926EJ-S. Another I<sup>2</sup>C module (master / slave interface) is located in the PN-IP and controlled by the PN-IP for the two POF Tranceiver for diagnosis. The two I<sup>2</sup>C interfaces for the POF Tranceiver (I<sup>2</sup>C\_1/2) and the general purpose interface (I<sup>2</sup>C\_3) are multiplexed with other peripheral functions on the GPIO interface.

In the document 'I2C\_Philips.pdf' /29/ (see Chapter 6.2) you will find the I<sup>2</sup>C Bus Specification.

To use the direct access to the  $I^2C$  bus, the ARM must access appropriately the  $I^2C$  interface macro registers. These registers are contained in the  $I^2C$  interface address area. The complete functional description of the  $I^2C$  interface macro and the included registers is contained in the MI2C document.

The I<sup>2</sup>C interface contains 2 registers (SW\_I2C\_EN and SW\_I2C\_CTRL) which allow to control the I<sup>2</sup>C-Bus signals by Software. This software interface is enabled by setting bit 0 in register SW\_I<sup>2</sup>C\_EN. If this software interface is enabled, the rest of the I<sup>2</sup>C interface cannot be used.

The 8Bit  $I^2C$  modules are connected to the APB / SC-Bus (PN-IP). Only word addresses are used for addressing the internal registers. In the case of a write to the module the bit position 31-8 are ignored and in the case of a read from the modul these bit positions are driven with '0'.

### **Baudrate generator:**

In contrast to the MI2C IP specification, the Clock Control Register (MI2C\_CCR) in the I<sup>2</sup>C interface cannot be written, because the register is not implemented. The Clock Control Register for the general purpose I<sup>2</sup>C interface (I<sup>2</sup>C\_3) is contained in the SCRB (CCR\_I2C). This allows the SCL clock pulse frequency on the I<sup>2</sup>C bus to be set (see Chapter 5.3.8, System-Control-Register-Block (SCRB).

For a baudrate of 100 kBaud on the I<sup>2</sup>C bus the module requires an internal enable signal of 1 MHz. Therefore the input clock has to be divided. This will be done by configuring the register CCR\_I2C in the SCRB module. The register CCR\_I2C is not configured after reset.

Formula for calculating the divider value:

 $((PCLK MHz) / (CCR_{12}C + 1)) = 1 MHz$ 

Example:

If PCLK = 125 MHz

*then* CCR\_I2C = 124d = ("01111100b")

Only the baudrate of 100 kBaud is supported, no one more!

### **IO Expansion Unit:**

The "IO Expansion Unit" is used to operate a maximum of 4 commonly usable 8-bit IO expanders connected to the  $I^2C$  interface of the ERTEC 200P. The corresponding registers are located in the  $I^2C$  address area.

Once configured, the unit automatically reads data from the expander into the register DATA\_IN\_n (when CTRL\_n (IN) = 1) and writes data from the register DATA\_OUT\_n into the expander (when CTRL\_n (OUT) = 1), where n = expander 1 to 4.

The register ADDR\_n is used to store the associated slave address of the various expanders. Although EX\_ADDR\_n is implemented as an 8-bit register, only bits 7....1 are used as slave address. Bit 0 of the register is used by the "IO Expansion Unit" to distinguish between a read access and a write access.

In automatic operation, the registers EX\_ADDR\_n and EX\_DATA\_OUT\_n must be configured before access can be started by writing to EX\_CTRL\_n. Depending on the setting of the register CTRL\_n (MODE), this function can be used either periodically or as required.

If this register is configured for "as required" (= 0), then CTRL\_n (IN) and CTRL\_n (OUT) will be reset after the  $I^2C$  access. The service has to be disabled during the direct access to the  $I^2C$  bus (CTRL\_n (OUT) = CTRL\_n (IN) = 0).

The CTRL\_n (status) bit indicates the success of the last transfer. If an error has occurred, this bit is set to '1'; whereas it remains '0' after a successful transfer. The internal status register for the  $I^2C$  module is monitored here.

The activated "IO Expansion Unit" takes control of the I<sup>2</sup>C macro. This prevents the ARM926 from accessing the I<sup>2</sup>C until one of the four expanders has been processed. The ARM926 must deactivate all IO Expander services in order to access the I<sup>2</sup>C. Then the ARM926 must wait until the register CTRL\_n (BUSY) indicates the end of all automatic transfers. The microprocessor now has full access to the I<sup>2</sup>C and operates in immediate access mode. Because the default value set by the software is no longer valid, the register I2C\_CNTR must be reconfigured to switch from immediate access to automatic operation.

### Important Software rules:

1. Ensure for consecutive sequences of start and stop conditions that a non-existent slave address is loaded into the data register before issuing the stop condition. After issuing the stop condition, the contents of the data register are output as slave address, followed by the stop condition. In automatic operation, the contents of the Error Slave Address register are used as slave address. This routine can be activated using bit '0' in the Error Slave Address register.

2. If a deadlock occurs on the I<sup>2</sup>C bus, write accesses to bit 7 in the register Ex\_CTRL\_1 can be used to influence the SCL clock pin. Setting this bit causes SCL to become "low". Conversely, resetting the bit switches SCL to "high".

3. The register I2C\_DATA does not have the same source or the same target when it is addressed with a write/read access. When this register is read, only the data transferred on the  $I^2C$  bus is accessible. This means that the read value can differ from the written value for a write with a subsequent read.

4. To perform the handshake with the  $I^2C$ , it is expected that the ARM926 either polls the IFLG interrupt flag of the CNTR register, or activates the interrupt output. Once an interrupt has been recognized, a wait time of at least 2 µs must be observed. Only then the next action on the  $I^2C$  bus can be initiated. Otherwise errors can occur during the next address/data transfer.

5. The  $I^2C$  controller has a bug which occurs in this way:

To initiate actions on  $I^2C$  bus commands are written into the CNTR register of the controller in the following way:

Example: Send STOP condition

a) write: bit STB is set

b) write: bit IFLG is reset

Randomly the STOP condition is not sent.

The same bug can occur when sending a Repeated START condition or a STOP condition followed by a START condition. If the bug occurs the STOP condition is not sent and the following START condition is not sent, too. This malfunction is caused by setting the bit STP in one write and resetting bit IFLG in the next write. The bug can be observed by polling bit IFLG (stays 1 for ever), which should be reset by the write or by polling the Status register (keeps value before the write if bug occurs).

To avoid this bug write all commands in 1 write to the CNTR register.

6. When the  $I^2C$  macro is in slave mode software must ensure that all interrupts of the the  $I^2C$  macro are recorded, otherwise data could get lost or the  $I^2C$  macro may not respond to its slave address.

#### **3.8** General functions

#### **3.8.1** Cycle generation

With the exception of the JTAG cycle and the PHY cycle all the cycles are generated by the integrated PLL.

### **3.8.1.1** Cycle generation through PLL

The greater part of the ERTEC 200P runs with a synchronous 125 MHz or 250 MHz cycle. These cycles are generated by means of an integrated PLL. The PLL is fed with a 25 MHz cycle signal. The PLL cycle supply comes from an integrated quartz oscillator to which and external 25 MHz quartz has to be connected (CLKP\_A/B).

The external quartz circuit is shown in **Figure 27** (the capacitance and resistance values listed here apply for the quartz type "TSX-3225" of Epson Toyocom):




Figure 27: Quartz circuit

## **3.8.1.2** Cycle supply for the PHYs and the Ethernet MACs

Both Ethernet MACs are connected directly via MII to the integrated PHYs.Figure 28 shows the cycle supply in principle for the PHYs and the Ethernet MACs.

The cycle supply of the PHYs is provided directly by the CLKP\_A (quartz oscillator: 25 MHz). The PHYs generate the cycle signals RX\_CLK and TX\_CLK for the corresponding Ethernet-MACs. For measuring purposes the configuration pin CONFIG(0), see Chapter 4.2, can be used to enable the 25 MHz reference cycle of the integrated PHYs at the pin REF\_CLK.




Figure 28: Internal Clock of the Ethernet interface

### **3.8.1.3** Cycle supply for JTAG

The debug interface of the ARM926EJ-S and the ETM macro cell of the ARM926EJ-S are operated via the JTAG interface. The cycle supply is effected via a separate JTAG-TCK. The frequency range of JTAG-TCK lies at 16/32 MHz. A maximum of 16 MHz is achieved for debuggers that do not support the RTCK Clock at the JTAG Interface. Otherwise 32 MHz are ensured.

#### 3.8.2 Reset system of the ERTEC 200P

In addition to the external PowerOn Reset (XRESET), the possibility of an additional external Hardware Reset by the debugger (XSRST), an internal ARM926 Watchdog Reset (XRES\_ARM926\_WD) and various resets per software are provided for the asynchronous reset of the ERTEC 200P. The reset matrix (Figure 29) shows all the reset sources (rows) and the effects of the various circuiting parts (columns).

A PowerOn Reset (XRESET) is applied to the ERTEC 200P via an external pin. This PowerOn Reset resets the complete circuit (including cycle system). The XSRST pin is available for a hard-ware reset of the debugger. In the process the cycle system is not reset and communication via the JTAG interface is possible during this reset phase. The ERTEC 200P can be monitored by an ARM926 Watchdog. When an ARM926 Watchdog event (XRES\_ARM926\_WD) occurs, the ERTEC 200P is reset. The SCRB register 'ASYN\_RES\_CTRL\_REG' (see Chapter 5.3.8) allows the PN-IP to be excluded from the reset when a Watchdog reset is carried out (EN\_WD\_RES\_PN).

asynchronous **ARM926** addition. an internal reset for the Core system In (RES SOFT ARM926 CORE) can also software be triggered per via the 'ASYN RES CTRL REG'.

The triggering event of the last reset for the ARM926EJ-S Core can be read out of the SCRB register RES\_STAT\_REG (see Chapter 5.3.8).

#### Resetmatrix ERTEC 200P

Events 행	Datugar/Diedion (AnXSSS)	(+008844v <sup>7</sup> 5344)	ATAIN AT	(The second s	RNP (KES_INP) (RNIP: KS_ <u>9,6 n.i</u> urd (RNIP: KS_ <u>9,6 n.i</u> urd	Takeyden ( <del>Xeese</del> ] cr <del>ses</del> )	JIZG <u>NIFST</u> (EPGERB)	(Sizend	(95 33101.9205	କଥ୍ୟୁ ଅନ୍ମାମ୍ମ ଅନ୍ମ	actoringene Steathy Sixuus Sobs Asivinge Cirriges Asivinge Frag (Reej Frag)	sore Asin_irres_cirl_irres Sice5- rres_sort_irresz_core	CEL STALES
PowerOn Reset (Pin XRESET)	x / out	x	×	x	x	×	×	×	x	x	×	x ('1') when PowerOn Reset	x ('4h') when PowerOn Reset
Debugger (Pin XSRST)	- / in	×	x	×	x	-	-	x	x	×	×	set to '1'	set to '4h'
JTAG Reset (Pin XTRST)	- / in	-	-	-	-	-	×	-	-	-	-	-	
Watchdog Reset ARM926 + PN-IP (XRES_ARM926_WD + Logic)	- / in	X (Pulse duration)	X (Pulse duration)	X (Pulse duration)	X (Pulse duration)	-	-	X (Pulse duration)	X (Pulse duration)	X (Pulse duration)	<b>x</b> (Pulse duration)	set to '1'	set to '1h'
Watchdog Reset ARM926 without PN-IP (XRES_ARM926_WD + Logic)	- / in	X (Pulse duration)	X (Pulse duration)	-	-	-	-	X (Pulse duration)	X (Pulse duration)	X (Pulse duration)	-	-	set to '1h'
SW Reset ERTEC200+ without PN-IP/PHY (RES_SOFT)	- / in	<b>x</b> (Pulse duration)	<b>x</b> (Pulse duration)	-	-	-	-	<b>X</b> (Pulse duration)	<b>x</b> (Pulse duration)	<b>x</b> (Pulse duration)	-	-	set to '2h'
SW Reset PN-IP/PHY (RES_SOFT_PN)	- / in	-	-	<b>X</b> (Pulse duration)	X (Pulse duration)	-	-	-	-	-	<b>X</b> (Pulse duration)	set to '1'	
Core-Reset ARM926-Core (RES_SOFT_ARM926_CORE)	- / in	<b>X</b> (Pulse duration)	-	-	-	-	-	-	-	-	-	-	set to '8h'

Legend

Reset on the modul

Figure 29: Reset matrix of the ERTEC 200P

### 3.8.2.1 Asynchronous PowerOn Reset

The asynchronous PowerOn Reset is connected via the pin XRESET at the ERTEC 200P. As a reaction to this reset the complete circuit (including cycle system) of the ERTEC 200P is reset and the configurations pins latched off (see Chapter 4.2). During booting of the ERTEC 200P the PowerOn Reset has to be present stably for at least 30  $\mu$ s after the the voltage is present stably. Afterwards the PLL boots and after a further 1000  $\mu$ s the PLL is latched. This time until the PLL latches is designated t<sub>LOCK</sub>. Internally the PowerOn Reset phase is extended fixed for this period (the PLL-Lock is not evaluated) and the cycle system is not cut in until the end of the boot phase. The internal reset remains active for a further 16 clocks after the cycle system has been booted to carry out the reset internally. Communication of the debuggers via the JTAG interface is not possible during this time.




Figure 30: Booting phase of the PLL

The locked state of the PLL is monitored by the hardware. The IRQ49 interrupt reports whether the PLL has lost its input cycle (quartz break) or the PLL is not locked (PLL Monitor, monitors the input to output frequency). In addition, the two error states can also be sampled directly via the SCRB register 'PLL\_STAT\_REG' (see Chapter 5.3.8).

A filter integrated in the ERTEC 200P ensures that spikes  $\leq 40$  ns (best case) are suppressed on the input XRESET.

While the XRESET pin is active the bidrectional pin XSRST is switched to output and active. This allows the debugger to recognize the Power On Reset phase.

In order to carry out an analysis of the reset event after the system has been restarted, the PWRON\_HW\_RES bit is set in the RES\_STAT\_REG at a PowerOn Reset, that remains unaffected by the triggered reset function. During a restart the software can read out the RES\_STAT\_REG (see Chapter 5.3.8).

### 3.8.2.2 Asynchronous Hardware Reset

The hardware reset is triggered via the pin XSRST by the external debugger. XSRST is a bidirectional IO cell with Open Drain output. During the active XSRST phase the complete internal logic is reset, but not the cycle system. In addition, the configuration pins are <u>not</u> latched off. During this hardware reset phase the debugger can communicate via the JTAG Interface with the embedded ICE Logic to, for example, load a breakpoint. This means that single-stepping is possible from the reset address.

A filter integrated in the ERTEC 200P ensures that spikes  $\leq 40$  ns (best case) are suppressed on the input XSRST.

In order to carry out an analysis of the reset event after the system has been restarted, the PWRON\_HW\_RES bit is set in the RES\_STAT\_REG at a Hardware Reset, that remains unaffected by the triggered reset function. During a restart the software can read out the RES\_STAT\_REG (see Chapter 5.3.8).

When booting after a Hardware Reset the system uses the boot mode that was latched off internally at the PowerOn Reset.

XSRST is switched activate to the debugger when a PowerOn Reset is applied. Under no circumstances may XSRST be activated at a 'RES\_SOFT\_ARM926\_CORE'. The debugger could not run then while the core is in reset.

### 3.8.2.3 Asynchronous JTAG Reset

The JTAG reset is triggered via the pin XSRST by the external debugger. In the process only the Embedded ICE logic of the ARM926EJ-S is reset. To ensure that this Embedded ICE Logic also has a defined state during operation without a debugger, this logic is also reset with the PowerOn Reset (XRESET). A logic operation is realized internally to this purpose.

A filter integrated in the ERTEC 200P ensures that spikes <= 40 ns (best case) are suppressed on XSRST. Normally a spike on XTRST is not passed on in the JTAG Controller because a sequence via TDI/TMS and TCK is required to this purpose.

#### Note for the module development:

For regulations on external pull circuiting of the XTRST pin see JTAG-Interface in Chapter 4.1.1.

### 3.8.2.4 Asynchronous ARM926 Watchdog-Reset

The ARM926 Watchdog Reset represents a hardware-end monitoring of the software on the ARM926EJ-S. Basis for monitoring is a time that can be set in the Watchdog timer. This time starts with the activation of the watchdog. If no retriggering of the timer to its initial value is carried out within this time, Watchdog Reset (XRES ARM926 WD) is triggered (output ARM926 Watchdog: WD XWDOUT1). If the watchdog function (WD RES FREI ARM926) (see ASYN RES CTRL REG in Chapter 5.3.8) is enabled, the ERTEC 200P is reset. The actual reset signal is laid via a parameterizable pulse generation. In order to carry out an analysis of the reset event after the system has been restarted, the ARM926 WDOG RES bit is set in the RES STAT REG at a Watchdog Reset, that remains unaffected by the triggered reset function in. During a restart the software can read out the RES STAT REG (see Chapter 5.3.8).

For applications where the course of the watchdogs should not have a negative effect on the function of the PN-IP, it is possible to remove the PN-IP from the reset per watchdog (EN\_WD\_RES\_PN = 0 in ASYN\_RES\_CTRL\_REG).

<u>Note:</u> The bit EN\_WD\_RES\_PN is always reset (->PN-IP underlies the ARM926 Watchdog Reset) when the PN-IP is reset (see Figure 29). Should an asynchronous software reset for the PN-IP by generated by the software switch, the software has to set 'EN\_WD\_RES\_PN = 0' again subsequently, if a reset of the PN-IP when the ARM926 watchdog expires is to be prevented.

As preprocessing for the watchdog course an interrupt is generated for the ARM926 'WD\_INT\_ARM926' (see Chapter 5.4.1) and the preprocessing event 'WD\_XWDOUT0' is reported to the external host via a GPIO pin.

The watchdog also expires when the cycle supply fails (for example quartz break). The PLL then changes to its freewheel frequency (100 - 300 MHz).

When booting after a Watchdog Reset the system uses the boot mode that was latched off internally at the PowerOn Reset.

#### 3.8.2.5 Asynchronous Software Reset for the ERTEC 200P

In the ERTEC 200P an asynchronous Software Reset can be triggered by setting the bits 'RES\_SOFT' in the RES\_CRTL\_REG (in the SCRB, see Chapter 5.3.8). The PN-IP and the PHYs are not reset in the process. In order to carry out an analysis of the reset event after the system has been restarted, the SW\_RES bit is set in the RES\_STAT\_REG at an asynchronous Software Reset, that remains unaffected by the triggered reset function. During a restart the software can read out the RES\_STAT\_REG (see Chapter 5.3.8).

When booting after a Software Reset the system uses the boot mode that was latched off internally at the PowerOn Reset.

### 3.8.2.6 Asynchronous Software Reset for the ARM926EJ-S Core

The ARM926EJ-S Core (without TCM\_Block\_926) has an own reset that can be executed asynchronously by the software via the bit 'RES\_SOFT\_ARM926\_CORE' in the SCRB register 'ASYN\_RES\_ CTRL\_REG' (see Chapter 5.3.8). 'RES\_SOFT\_ARM926\_ CORE' only acts on the ARM926EJ-S Core system and not on the TCM\_Block\_926 (see Figure 12). The TCM\_Block\_926 is reset with the XRESET, XSRST-, XRES\_ARM926\_WD or RES\_SOFT.

In order to carry out an analysis of the reset event after the system has been restarted, the SW\_RES\_ARM926 bit is set in the RES\_STAT\_REG at an asynchronous Software Reset, that remains unaffected by the triggered reset function. During a restart the software can read out the RES\_STAT\_REG (see Chapter 5.3.8).

The asynchronous Software Reset for the ARM926EJ-S Core system is necessary after the bootloader has set the final TCM926 configuration. Only with a reset does the ARM926EJ-S take over the TCM926 configuration (DRSIZE for the D-TCM and IRSIZE for the I-TCM -> formed from TCM926\_MAP register, see Chapter 5.3.8).

### 3.8.2.7 Synchronous Software Reset (PN-IP, PER-IF, Host Interface)

The PN-IP, the Periphery Interface and the Host Interface can also be reset synchronously by the software in the SCRB register 'SYN\_RES\_CTRL\_REG' (see Chapter 5.3.8). These synchronous resets act on the SYN Reset inputs of the corresponding IPs and reset only the state machines and the local registers, but not the Parameters register and the AHB Interface. The synchronous reset does not act on the reset input of a flipflop. The software has to set the corresponding bits in the 'SYN\_RES\_CTRL\_REG' and subsequently reset them. This allows the software to determine the reset state itself (short pulse: dynamic reset, continuous '1': disable state).

### 3.8.3 Modules and ASIC code

The ASIC code (Version Number of the ASIC) can be read from the ID register in the SCRB.

### **3.9** Booting the system (boot pins)

The ERTEC 200P can be booted via several sources. The boot modes required for the various configurations are implemented. The following boot and download media are supported:

- Booting via NOR Flash: It is possible to interface different blocks to the ERTEC 200P. NOR Flashes can be interfaced in the organization widths of 8 bits, 16 bits and 32 bits (Note: 32 bit organization widths for booting is not supported). Booting is effected via EMC: Peripheral Bank 0 (XCSPER\_0).
- Booting via the XHIF interface for systems at which the code is downloaded from the host processor.
- SPI

The configuration is transferred via boot pins. The state of the boot pins is latched off in the Boot register during an active PowerOn Reset XRESET (see Chapter 5.3.8). This boot combination is read out by the processor and branches to the corresponding boot routine in accordance with the coding.

After the reset has been removed the boot pins change their function and are available as EMC address bits (see Chapter 4.3).

Detailed description about the boot pins is in the documentation ERTEC200 P Datasheet.

#### A three-stage boot model is used:

The primary boot loader, stored in the boot ROM, sets the used hardware so that the data can be read from the boot medium and copied to the boot RAM (D-TCM). These copied data contain the

secondary boot loader that then copies the actual program to its target (I-TCM926, SDRAM or SRAM) or at a host boot branches into the loaded main program. The user knows which hardware components his system has and can effect the settings correspondingly.

The loaded secondary boot loader can or has to carry out a remapping as required so that the vector list is reallocated to the address 0x0000.0000h. All the vectors are assigned in the boot ROM so that a "deadlock" of the system cannot occur. However, when an interrupt occurs a restart is always carried out when the vector address of the boot ROM is activated.

#### 3.9.1 Booting via NOR Flash

When booting from an external NOR Flash it is possible to select between 8- and 16-bit ROMs. Booting is effected via the EMC Peripheral Bank 0 (XCS PER0). The interface is set to slow timing. The user then has to reconfigure the timing to his requirements. A Burst Flash is operated asynchronously during booting, so that no clock 'CLK O BF 0/1' is activated (default) either. If required, the user can reparameterize the Burst Flash to the synchronous mode. However, the CLK O BF 0/1 in the DRIVE EMC register also has to be activated with 'EMC BF CLK BF0BF1 EBL= 1' (see Chapter 5.3.8).

Selection is effected via the boot pins that are evaluated by the boot software and that parameterizes the peripheral base correspondingly. The address to which the jump is to be carried out is set at the address 0x0000\_0000h of the Flash block. The primary boot loader reads the data word at Address 0 of the Flash block and jumps into the ROM in accordance with this address (caution not a mapping address!).

The ResetOut pin for the NOR Flashes is connected with the ERTEC 200P reset. Therefore the system waits at least 70 us until access to the Flash block is carried out. This procedure is necessary if a previously activated write or delete job was aborted through a reset. The Flash block requires this time to switch to the state "Reading data".

#### 3.9.1.1 NOR Boot Flow

After hardware reset the primary bootloader (placed in bootrom) is executed, and the EMC interface (also memory bank 0 chip select signal XCS0) has default values, which consist in slowest timing.

The primary bootloader, place stack on top of DTCM, checks BOOT[3:0] and CONFIG[6:0] registers and sets EMC register data width accordingly.

Note: Flash Reset pin may be tied to the system reset circuitry which enables the system to read the boot-up firmware

After that ARM926 (Bootrom) expects the second level boot loader at AHB address 0x3000\_0000 (which is base (offset 0x0000) of flash ROM) with a "LDR PC, =ROM\_RESET" command.

Here an example of the second level boot loader entry in flash ROM (exception table):

	s 0x3000_0000/ flash	offset 0x0000
entry:		
LDR	PC, Reset_Addr	@; Reset ROM
LDR	PC, Reset_Addr	@; Undefined instruction
LDR	PC, Reset_Addr	@; Software interrupt
LDR	PC, Reset_Addr	@; Opcode from illegal address
LDR	PC, Reset_Addr	@; Data from illegal address
NOP		@; Reserved vector
LDR	PC, Reset_Addr	@; IRQ = Standard interrupt
LDR	PC, Reset_Addr	@; FIQ = Fast Interrupt

Reset\_Addr:

```
. word Reset_Handler
```

```
Reset_Handler:
.weak copy_second_level_boot
B copy_second_level_boot
```

At the beginning the second level boot code must be copied from flash ROM to D-/ I-TCM (compare ARM TCM sharing and D-/I-TCM enabling by CP15 register) and I-TCM must be mapped to 0x0000\_0000 (compare MEM\_SWAP register) then second level boot loader in I-TCM could be executed.

Till now memory controller runs with default (slowest) timing, second level boot loader now has to set correct EMC settings for used flash and SDRAM, after that remaining parts of second level boot loader and the application could be copied from flash ROM to SDRAM and application could be started.

## 3.9.2 Booting via Host Interface

Booting of software code via the parallel Host Interface (XHIF) has to be executed actively by the external host processor. The secondary bootloader is first transferred from the host into the boot RAM (D-TCM) of the ERTEC 200P. Subsequently the actual download of the code image (into the I-TCM926 / SDRAM / SRAM) is carried out. The secondary bootloader subsequently branches into this loaded program.

After the reset the primary bootloader sets the XHIF Interface in accordance with the Config pins with the selected XHIF\_CPU\_Width, XHIF\_POL\_RDY and XHIF\_ACC\_Mode . In addition at least one address window is enabled for access to the boot RAM (D-TCM).

Loading times for a 32-bit XHIF Interface and an execution time of 12 cycles per write access (125  $MHz \rightarrow 100$  ns for 4 bytes) are estimated below.

Load times:

- Secondary bootloader into the boot RAM (4 kbytes): 103 us
- 2 Mbytes into SDRAM (32 bits): 52 ms

### 3.9.2.1 XHIF Boot Flow

After hardware reset the primary bootloader (placed in bootrom) is executed, stack is placed on top of DTCM, BOOT and CONFIG registers are checked and XHIF interface is set accordingly (data width, XRDY polarity, ...).


After that ERTEC 200P ARM926 waits for semaphore which will be set by external host.

The external Host has to download the software for ERTEC 200P, therefore he has to determine if ERTEC is ready to receive code by checking following sequence.

1) External Host reads on XHIF\_XCS\_R\_A20 (see XHIF XCS\_R memory map): Range Register Page 0 == 0x0010\_0000 and Offset Register Page 0 == 0x0800\_0000 (This means primary bootloader has configured DTCM on Page 0)

2) External Host access XHIF\_XCS\_M (see XHIF XCS\_M memory map): Read Page 0 Offset 0x40 == 0x0000\_0000 Write test data to Page 0 Offset 0x44 Read test data from Page 0 Offset 0x44 and verify with written value

Compare also following flow diagram:



If verify is successful XHIF is ready and code (secondary bootloader) with maximum size of 64KB (DTCM block 3) could be downloaded to page 0.

Note: Interrupt vectors must also be copied because DTCM block 3 will get ITCM and mapped to address 0x0000\_0000.

After download external host has to set semaphore at page 0 offset 0x40 to 0x6879\_9786, this indicates ERTEC ARM 926 to configure DTCM block 3 (this is page 0) to ITCM an map it to address 0x0000\_0000 (new interrupt vectors) and execute the code on offset 0x0000\_0044.

Further program flow (who configures XHIF pages, downloading application to SDRAM, ...) is implementation specified

#### 3.9.3 Booting via SPI

#### 3.9.3.1 SPI Boot Flow

After hardware reset the primary bootloader (placed in bootrom) is executed, stack is placed on top of DTCM, BOOT and CONFIG registers are checked and SPI interface is initialized as following:

- ERTEC 200P is clock master
- 8 Data Bits
- Transmit/Receive with leading MSB
- Idle Clock Line = 0
- Data a latched in with rising edge
- Data put out with falling edge
- Baud rate is 1 MBit/s
- SPI-Memory Chip-Select is implemented on Port GPIO31

NOTE: SPI flahes with read commando 0xE8 and 0x03 are supported.

After the configuration of the SPI interface the primary bootloader checks which read command is valid. Therefore it starts to read with command 0xE8 from address 0x0000 10 bytes and checks if there is a valid identifier 0x5A, if it found it proceed like described below, if not it restarts with read commando 0x03, if there is also no identifier, the watchdog is enabled and when expired a HW reset will occur (procedure starts again).

When a valid identifier is found, primary bootloader could calculate how many address bytes are required by external SPI flash (see diagram below, distance between read command and identifier defines the number of required address bytes).

After reading the identifier in the bit stream the number of words, which should be copied from SPI flash to User RAM (DTCM block 3), are expected (first high byte, then low byte). Following bytes are handled as data bytes and will be copied to User RAM.

Byte	1	2	3	4	5	6	7	8	9	10	11	
ТХ	0x03 /	0x00	0x00	0x00	0x00	0x00	0x00	0x00	0x00	0x00	0x00	
	0xe8											
	RD											
	CMD											
RX	θxff	θxff	θxff	0xff	0x5a	<i>0x10</i>	0x00	<i>0x00</i>	0x01	0xFF	0xF0	
					ID	high	low	Data	Data	Data	Data	•••
						byte	byte	0	1	2	3	

#### **Example:**

Here 0x1000 words are copied from SPI flash, maximum is 256kByte (0xFFFF). User RAM is limited to 64kB.

Result in User RAM

Kesuli in Oser KAM					
0x00	Data 0				
0x01	Data 1	Word 0			
<b>0xFF</b>	Data 2				
0xF0	Data 3				
0x00	Data 4				
0x00	Data 5	Word 1			
<b>0x01</b>	Data 6				
0x05	Data 7				
0x00	Data 8				
•••••	•••••	•••••			
	0x00 0x01 0xFF 0xF0 0x00 0x00 0x00 0x01 0x05	0x00Data 00x01Data 10xFFData 20xF0Data 30x00Data 40x00Data 50x01Data 60x05Data 7			

After coping all byte to User RAM, the code is executed at User RAM + 0x44, reloading code from SPI must be handled by secondary bootloader.

Note: Valid Interrupt vectors must be placed because User RAM (DTCM block 3) will get ITCM and mapped to address 0x0000\_0000.

### 3.9.4 ERTEC 200P settings when leaving primary bootloader

When leaving primary bootloader ERTEC 200P is configured a following:

- 1. MMU is not enabled, default value
- 2. Watchdog is set to 251 ms and active (must be triggered)
- 3. SDRAM is not initialized
- 4. Stack pointer (SP) is set to 0x0800\_fd00.
- 5. 64k I-TCM is mapped to address 0x0000\_0000 and 192k D-TCM to 0x0800\_0000 (expected by NOR-Boot)
- 6. Shift-Mode on EMC-Interface is active (*EXTENDED\_CONFIG.ASYNC\_ADDR\_MODE* = 1)

### 3.9.5 Memory-Swapping

The reset vector of the ARM926 processor points to the address  $0x0000\_0000$ . Therefore the mirror range of the boot ROM lies as of address  $0x0000\_0000$  after a reset (PowerOn, HW, SW and ARM926 Watchdog reset). In addition the boot ROM can be addressed in its original address range (see Chapter 5.1.1).

At the end of the boot process the EMC-SDRAM (max. 64 Mbytes) or the EMC Memory (max. 1x 64Mbytes, Chip Select Bank0) or I-TCM can be mapped to the address 0x0000\_0000h so that the Exception Vector table for the ARM926EJ-S can be created in the address range 0x0000\_0000 – 0x0000\_001F. The original address areas for the boot ROM (in Segment 4), EMC-SDRAM (Segment 2) and EMC Memory (Segment 3) are influenced by memory swapping.

Swapping is effected by programming the register MEM\_SWAP in the System Control Status Register Block SCRB (see Chapter 5.3.8). With the Reserved coding in the MEM\_SWAP register swapping is not carried out (to be more precise: no memory area is displayed in Segment 0). If these addresses are then accessed at the AHB, a time-out (QVZ) is triggered.

#### 3.10 Address space and time-out monitoring

In the ERTEC 200P various monitoring mechanisms for recognizing faulty addressing and time-out (ready time-out) are implemented.

#### **3.10.1** Monitoring at the AHB end

A separate address space is assigned to each AHB master (ARM926-D, ARM926-I, PN-IP, GDMA, Host-IF). If an AHB master accesses an unused address range, the access is acknowledged with Error Response and an interrupt IRQ51 (see Chapter 5.4.1) is triggered in the ARM Interrupt Controller. In addition the address of the faulty access is stored in the SCRB register QVZ\_AHB\_ADR and the associated type of access (AHB Control signals: Read/Write, HBURST, HSIZE) in the SCRB register QVZ\_AHB\_CTRL (see Chapter 5.3.8).

The information about the master that triggered the access violation can be read in the SCRB register QVZ\_AHB\_M.

If an RD access at the Host-IF that was triggered by a parallel (XHIF) or serial (SPI) access was acknowledged with Error Response, an AHBerror IRQ is triggered additionally at the Event unit (Periphery Interface). This entry results in activation of the Host Interrupt XHIF\_XIRQ.

The 3 diagnostics registers QVZ AHB ADR/CTRL/M are blocked for subsequent access violations until the register QVZ AHB CTRL has been read. However, only an unlocking takes place QVZ AHB CTRL read through register being out of the the content the QVZ AHB ADR/CTRL/M register remains unchanged. Only a subsequent timeout (QVZ) results in an update of the QVZ AHB ADR/CTRL/M register.

If several AHB masters cause an access violation simultaneously (AHB-synchronously), only the violation of the highest-priority AHB master (prioritization in accordance with Table 2) is displayed (as described above).

### 3.10.2 Monitoring at the APB end

At the APB end monitoring of the APB address space takes place. In the case of false addressing in the APB address space access to the APB and AHB end is completed with an OKAY Response because the APB bus does not know signaling of the Response type.

An interrupt IRQ52 (see Chapter 5.4.1) in triggered in the ARM Interrupt Controller. In addition, the address of the erroneous access is stored in the SCRB register QVZ\_APB\_ADR (see Chapter 5.3.8).

The diagnostics register QVZ\_APB\_ADR is blocked for subsequent access violations until it has been read.

### **3.10.3** Monitoring in the EMC

Monitoring of the external Ready signal XRDY\_PER is carried out in the EMC. If one of the 4 external memory areas that are selected via the output pins XCS\_PER(3:0) is addressed, the memory controller waits for the input signal XRDY\_PER (if Ready Control is activated in the corresponding configuration register ASYNC\_BANK\_x\_CONFIG (Chapter 5.3.6)). In the register EXTENDED\_CONFIG (Chapter 5.3.6) a time-out (QVZ) monitoring is activated that internally generates a Ready signal for the Memory Controller and the IRQ53 (see Chapter 5.4.1) in the ARM Interrupt Controller after a maximum of (1048575 + 1) x 16 AHB cycles. The monitoring duration is set in the register ASYNC\_WAIT\_CYCLE\_CONFIG (Chapter 5.3.6).

In addition, the address of the erroneous access is stored in the SCRB register QVZ\_EMC\_ADR.

The diagnostics register QVZ\_EMC\_ADR is blocked for subsequent access violations until it has been read.

## **3.10.4** Monitoring in the modules

Monitoring for unassigned addresses is carried out in the modules 'PN-IP, PER-IF, I-Filter, Host-IF and SCRB'. If the software access these unassigned addresses, an error is generated by the module that is stored in the register 'MODUL\_ACCESS\_ERR' (see SCRB, Chapter 5.3.8). The error signal generated by the module respectively should have a minimum pulse duration of two system cycle periods if asynchronous (reference point: 125 MHz system cycle). A pulse duration of one system cycle period is sufficient for synchronicity. The polarity is high active.

An entry in this register 'MODUL\_ACCESS\_ERR' triggers the ARM926 Interrupt 'Modul\_Access\_Error' (see Chapter 5.4.1). At the MODUL\_ACCESS\_ERROR interrupt the software has to read the SCRB register 'MODUL\_ACCESS\_ERR' and thus identify the respective module. Subsequently the software in this module has to read the detailed data of the erroneous access into its ACCESS\_ERROR register and as far as possible delete this register again immediately. Afterwards the software has to reset the MODUL\_ACCESS\_ERROR register in the SCRB. This is done by writing the value 0h to the register 'Modul\_Access\_Error'.

In case of read accesses to unassigned addresses in AHB modules an ERROR-ACK is generated additionally on the AHB (PN-IP, PER-IF). This triggers an exception at the ARM926EJ-S.

Additional access errors at the PN-IP:

- Byte write accesses to only half-word / word addresses
- Half-word write accesses to word addresses
- Writing to read-only registers

#### 3.11 MEM Wrapper

The new technologies of ASIC design libraries (90 nm and below) also require error correction logic for the RAMs. Because of the smaller geometry of the cells, radiation particles may cause a change in the data bits (Soft Error Rate, SER).

Error Detection and Correction (EDC) is found in many high-reliability and performance applications in order to improve system reliability; for example, in data storage systems or memory caches. It is more efficient in terms of performance and costs to correct an error rather than to re-transmit the data.

#### **EDC** parity encoder / decoder:

A combinatorial EDC encoder generates the parity information from user data. The EDC decoder checks if the data word bits matches to the added parity bits. In case of an error an EDC\_Event interrupt is generated. The EDC decoder also corrects one bit errors.

Combinatorial means: only combinatorial logic is used inside parity encoder / decoder. This means no clock or reset signal is needed.

Important note:

The RAM itself will be not corrected in case of a Single Bit Failure. The wrong data is corrected "on the fly" but there is no writeback to RAM in case on a Single Bit Error.

#### **RAM Initialization Unit (INIT\_DONE):**

After the reset becomes inactive, the RAM contains random data. Parity information and user data do not match. The EDC\_Event interrupt (IRQ48) will be generated in case of a data read. A RAM Initialization Unit avoids this by filling up the whole memory with constant data (all zeroes) and the appropriate parity bits. After the initialization is done an INIT\_DONE is generated and stored in the EDC\_INIT\_DONE register in the SCRB block (see Chapter 5.3.8). The Primary Bootloader waits until INIT\_DONE is generated before accessing the RAM.

#### 4 HARDWARE INTERFACES

The hardware interfaces are divided into functional pins and supply pins. The pins are described below in accordance with their function.

#### 4.1 Assignment of the function pins

- The function pins encompass the following groups:
- JTAG ports
- PHY ports (PHY interfaces + signaling)
- EMC (memory interface)
- Host Interface (parallel: XHIF) / GPIO95-32
- GPIO31-0
- Boot ports for the ERTEC 200P
- Configuration ports for the ERTEC 200P

The individual functions of the existing signal groups are described briefly below.

### 4.1.1 JTAG Interface

The JTAG interface is an interface with which controlling of the Boundary Scan register or debugging of the ERTEC 200P an be carried out. The JTAG reset is implemented intentionally without an internal pull resistance to allow various interfaces of the debugger. A filter integrated in the ERTEC 200P ensures that spikes <= 40 ns (best case) are suppressed on the JTAG reset XTRST. Normally a spike on XTRST is not passed on in the JTAG Controller because a sequence via TDI/TMS and TCK is required to this purpose.

The following table lists the various recommendations for the external pullup/-down circuiting of the JTAG interface signals

#### Note for the module development:

Pin XTRST on the module has to be circuited with a 10 KOhm pulldown to achieve the best possiinterference immunity module the column "Circuit ble on the (see for Production" in the above table)! This results in a deactivation of the JTAG interface during operation so that interference pulses on the individual JTAG signals can no longer affect the ERTEC 200P function. The pulldown does not have any effect for the use of a debugger at the JTAG interface since the debugger pulls the signal XTRST active to '1'.

#### 4.1.2 PHY Media Interfaceand PHY LEDs

Two 100BASE-TX/FX interfaces are available fixed. Two LEDs (Link, Activity) are provided per PHY interface for signaling the PHY states. These LEDs are default and do not share the pins with other functions.

#### 4.1.3 EMC ((External Memory Interface)

The ERTEC 200P has a memory interface for connecting SDRAM / mobile SDRAM and standard memory blocks (Flash, SRAM).

### 4.1.4 Host Interface (parallel XHIF port)

An external Host Interface is required for UC1. 16-bit and 32-bit microcontrollers can be connected. Depending on the selection of the Host Interface, the Group GPIO95-32 and its Alternate Peripheral Functions is not available or only in part.

#### 4.1.5 GPIO ports

The ERTEC 200P has a total of 96 GPIO ports on which, among others, Alternate Peripheral Functions are multiplexed. GPIO31-0 is the default and shares the pins with Alternate Peripheral Interfaces and the PHY Debug port. GPIO95-32 shares the pins with Alternate Peripheral Interfaces, the Host Interface and PN-IP internal state machines. At UC1 GPIOs from this group are available only in part or not at all.

#### 4.1.6 Alternate Peripheral Functions on the GPIO ports

#### Asynchronous Serial Interface (UART1-4)

The UART1 interface is available completely so that UART1 can also be used as a modem interface. At UART2-4 only the serial Transmit and Receive lines are available at the interface (at UART2 additionally CTS and RTS). All the UARTs can be configured as IO-Link interfaces. UART3 is foreseen as the debug interface because this interface is available at all the use cases. The further UARTs can in part only be used in UC1.

#### SPI1/2 interface

The SPI1/2 master interfaces are available in all use cases.

#### ARM926 Watchdog trigger signal

Before the ARM926 watchdog expires, a prewarning can be laid outwards. The output can be enabled in all the use cases.

#### **Clock-Sync: PNPLL signals**

The PNPLL contains a clock instance (Clock\_A) and 3 application timer blocks. Each application timer block (7 outputs each) controls a separate application cycle and is connected to the Clock\_A instance.

In order to couple several bus systems (PROFINET or PROFIBUS) isochronously, the Isochronous Clock PNCLKA\_IN can either be fed to the ERTEC 200P or transferred by the ERTEC 200P to a neighboring system (PNCLKA\_OUT). via GPIO ports. The required controlling of the corresponding driver can be effected, for example by software via the GPIO function.

The PNPLL signals can be used in all use cases, if appropriate as a subset, because further Alternate Functions can be enabled on these pins.

#### 4.1.7 Boot modes

4 pins of the EMC Interface are available for setting the boot modes. These boot pins are latched off in the SCRB register Boot-Reg during an active PowerOn Reset XRESET (see Chapter 5.3.8). After the reset has been removed, these pins then take over their EMC function in normal operation.

Detailed description about the boot modes is in the documentation ERTEC200 P Datasheet.

### 4.2 Configuration pins

EMC pins that are latched off during an active PowerOn Reset XRESET in the SCRB register Config-Reg are also provided for setting global use cases or different test modes. After the reset has been removed, these pins then take over their EMC function in normal operation. Detailed description about the configuration pins is in the documentation ERTEC200 P Datasheet.

#### 4.3 Functional pins

Detailed description about the functions pins is in the documentation ERTEC200 P Datasheet.

### 4.4 Alternate Functions on the GPIO31..0 and XHIF interface

Detailed description about the alternate functions on the GPIO31..0 and XHIF interface is in the documentation ERTEC200 P Datasheet.

## 4.5 Setting the Signal Pads (drive strength, pull)

The Signal Pads of the EMC Interface and of the GPIO31..0- and GPIO95..32 blocks can be set with regard to their drive strength and pull properties. The corresponding registers are available in the System Control Register Block SCRB (see Chapter 5.3.8).

The following registers are used to set the **drive strength** of the outputs (see Chapter 5.3.8):

- DRIVE\_EMC: Contains all the Signal Pads of the EMC Interface subdivided into signal groups (see registers), settings for 1.8V possible
- DRIVE15 0GPIO: Contains the GPIO15..0 Pads, settings for 3.3V possible
- DRIVE31\_15GPIO: Contains the GPIO31..15 Pads, settings for 3.3V possible
- DRIVE47\_32GPIO: Contains the GPIO47..32 Pads, settings for 1.8V/3.3V possible
- DRIVE63\_48GPIO: Contains the GPIO63..48 Pads, settings for 1.8V/3.3V possible
- DRIVE79\_64GPIO: Contains the GPIO79..64 Pads, settings for 1.8V/3.3V possible
- DRIVE95\_80GPIO: Contains the GPIO95..80 Pads, settings for 1.8V/3.3V possible

The following combinations can be set per GPIO Pad / signal group (EMC only for 1.8V; GPIO31:0 only for 3.3V; GPIO95:32 for 1.8V / 3.3V). After the PowerOn Reset the drive strength is set by default to:

- 6 mA at the GPIO31..0 Pads with 3.3V
- 9 mA at the GPIO95..32/XHIF Pads with 3.3V
- 6 mA at the GPIO95..32/XHIF Pads with 1.8V
- 12 mA at the EMC Pads with 1.8V

If required, the external host has to increase the drive strength to 9 mA for the XHIF Interface with 1.8V before the first read access is carried out. 6 mA is OK for the XHIF\_XRDY Pad because this is a pure point-to-point connection.

Coding	GPIO310	GPIO96	EMC	
	(3.3V)	(3.3V)	(1,8V)	(1,8V)
00b	4mA	6mA	3 mA (not used)	4mA
01b	6 mA (default)	9 mA (default)	6 mA (default)	6mA
10b	8mA	18 mA (not used)	9mA	8mA
11b	12mA	24 mA (not used)	12mA	12 mA (default)

After a reset the registers have specific default values with regard to the drive strength setting. The settings can be changes at any time by the software.

The following registers are used for the **Pull setting** of the inputs (see Chapter 5.3.8):

- PULL15\_0GPIO: Contains the GPIO15..0 Pads
- PULL31\_15GPIO: Contains the GPIO31..15 Pads
- PULL47\_32GPIO: Contains the GPIO47..32 Pads
- PULL63\_48GPIO: Contains the GPIO63..48 Pads
- PULL79 64GPIO: Contains the GPIO79..64 Pads
- PULL95 80GPIO: Contains the GPIO95..80 Pads

The following combinations can be set per GPIO Pad:

Coding	Pull
00b	highZ
01b	Pull-Up
10b	highZ
11b	Pull-Down

The Pull setting is only effective when the Pad is set to input. If the Pad operates as an output, the Pull is deactivated. The Pulls have a resistance of  $35 - 65 \text{ k}\Omega$  (typ. 50 k $\Omega$ ).

During / After a reset the registers have specific default values with regard to the Pull setting. The Reset values are listed in the register description. At GPIO95..0 there is therefore still a dependency on the CONFIG6:3 Pins. Different Pull settings are used during / after a reset for the differing 7 modes. The settings can be changes at any time by the software.

The Pull setting does not change automatically after reconfiguration of the CONFIG6..3 bits in the CONFIG\_REG through the software. This has to be changed then by the software.

#### 4.6 Housing type

Detailed description about the housing type is in the documentation ERTEC 200P Datasheet.

#### 4.7 Pin assignment

Detailed description about the pin assignment is in the documentation ERTEC 200P Datasheet.

## **5 SOFTWARE INTERFACES**

# 5.1 Memory Mapping

# 5.1.1 Memory Mapping ARM926-I (Instruction AHB interface)

Start and end address	256 MB areas	Function area
0x0000_0000h  0x03FF_FFFFh	0	MEM_SWAP parameter assignment: 00b: -> Boot-ROM (0 - 8 KB), imaged 01b: -> EMC-SDRAM (0 - 64 MB) 10b: -> EMC-Asyn-Memory (0 - 64 MB) 11b: -> QVZ Error
		ARM926 I-TCM (0 – 256 KB / Step 64 KB)
0x0400_0000h		Not used
0x0FFF_FFFFh		
0x1000_0000h	1	Not used
0x1FFF_FFFFh	I	Not used
0x2000_0000h	0	EMC-SDRAM
 0x2FFF_FFFFh	2	(0 - 256 MB)
0x3000_0000h		EMC-Asyn-Memory
 0x3FFF_FFFFh	3	(Area:Bank 0 - 3) (0 - 256 MB)
0x4000_0000h		
0x4000_7FFFh		Not used
0x4000_8000h	4	Poot DOM (8 KP)
0x4000_9FFFh	4	Boot ROM (8 KB)
0x4000_A000h		Netwood
 0x4FFF_FFFFh		Not used
0x5000_0000h	5.45	
 0xFFFF_FFFFh	5 -15	Not used

Start and end address	256 MB areas	Function area
0x0000_0000h  0x03FF_FFFFh	0	MEM_SWAP parameter assignment: 00b: -> Boot-ROM (0 - 8 KB), imaged 01b: -> EMC-SDRAM (0 - 64 MB) 10b: -> EMC-Asyn-Memory (0 - 64 MB) 11b: -> QVZ Error ARM926 I-TCM (0 – 256 KB / Step 64 KB)
0x0400_0000h  0x0FFF_FFFFh		Not used
0x1000_0000h  0x1FFF_FFFFh	1	Not used
0x2000_0000h  0x2FFF_FFFFh	2	EMC-SDRAM (0 - 256 MB)
0x3000_0000h  0x3FFF_FFFFh	3	EMC-Asyn-Memory (Area:Bank 0 - 3) (0 - 256 MB)

0x4000_0000h  0x4000_7FFFh		Not used
0x4000_8000h  0x4000_9FFFh	4	Boot ROM (8 KB)
0x4000_A000h  0x4FFF_FFFFh		Not used
0x5000_0000h  0xFFFF_FFFh	5 -15	Not used

Table 12: Address mapping ARM926-I

#### 5.1.2 Memory Mapping ARM926-D (Data AHB interface)

Start and end address	256 MB areas	Function area
0x0000_0000h  0x03FF_FFFFh		MEM_SWAP parameter assignment: 00b: -> Boot-ROM (0 - 8 KB), imaged 01b: -> EMC-SDRAM (0 - 64 MB) 10b: -> EMC-Asyn-Memory (0 - 64 MB) 11b: -> QVZ Error
0x0400_0000h  0x0401_FFFFh		PN-IP D-TCM (0 - 128 KB / Step 16 KB)
0x0402_0000h  0x07FF FFFFh	0	Not used
 0x0800_0000h  0x0803_FFFFh		ARM926 D-TCM (0 – 256 KB / Step 64 KB)
0x0804_0000h  0x0FFF_FFFFh		Not used
0x1000_0000h 0x10FF_FFFFh	1	ARM-ICU PN-IP PER-IF GDMA register/SRAM EMC register
0x1100_0000h  0x1FFF_FFFFh		Not used
0x2000_0000h  0x2FFF_FFFFh	2	EMC-SDRAM (0 - 256 MB)
0x3000_0000h  0x3FFF_FFFFh	3	EMC-Asyn-Memory (Area:Bank 0 - 3) (0 - 256 MB)
0x4000_0000h  0x4FFF_FFFFh	4	APB Peripherals
0x5000_0000h  0xFFFF_FFFh	5 -15	Not used

Table 13: Address	s mapping	ARM926-D
-------------------	-----------	----------

The Boot ROM can be reached from the ARM926-D master, but cannot be used from an application point of view.

After a reset no memory is assigned to the address 0. The first 64 Mbtyes of the EMC-SDRAM or of the EMC Asyn Memory (Chip Select Bank 0) can also be mapped to the address 0 via the MEM SWAP register in the SCRB (see Chapter 5.3.8).

The ARM926 D-TCM has a size of 0 - 256 kbytes (can be set in 64 kyte steps) and can be inserted by the software in the ARM926 Coprocessor register CP15 c9 at the address 0x0800 0000h. The ARM926 then accesses in its D-TCM under this address range and not on the AHB. Note that the ARM926 D-TCM can only be displayed in the ARM address space in a size of  $2^n$  steps. If, for example, a physical size of D-TCM = 192 kbytes was selected in the 'TCM926 Map Register', the ARM926 can only assign an address space of 256 kbytes to the D-TCM.

#### Memory Mapping Host Interface

Start and end address	256 MB areas	Function area		
0x0000_0000h  0x03FF_FFFFh		MEM_SWAP parameter assignment: 00b: -> Boot-ROM (0 - 8 KB), imaged 01b: -> EMC-SDRAM (0 - 64 MB) 10b: -> EMC-Asyn-Memory (0 - 64 MB) 11b: -> QVZ Error		
0x0400_0000h  0x0401 FFFFh		PN-IP D-TCM (0 - 128 KB / Step 16 KB)		
 0x0402_0000h 	0	Not used		
0x07FF_FFFFh 0x0800_0000h				
0x0803_FFFFh 0x0804 0000h		ARM926 D-TCM (0 – 256 KB / Step 64 KB)		
0x0804_000011  0x0FFF_FFFFh		Not used		
0x1000_0000h  0x105F FFFFh	1	Not used		
 0x1060_0000h 		PN-IP PER-IF		
0x10BF_FFFFh 0x10C0_0000h 		GDMA register/SRAM Not used		
0x10CF_FFFFh 0x10D0_0000h		EMC register		
0x10DF_FFFFh 0x10E0 0000h				
 0x1FFF_FFFFh		Not used		
0x2000_0000h  0x2FFF_FFFFh	2	EMC-SDRAM (0 - 256 MB)		
0x3000_0000h  0x3FFF FFFFh	3	EMC-Asyn-Memory (Area:Bank 0 - 3) (0 - 256 MB)		
 0x4000_0000h 	4	APB Peripherals		
0x4FFF_FFFFh 0x5000_0000h	5 -15	Not used		
0xFFFF_FFFFh				

## Table 14: Host Interface address mapping

The primary bootloader has to set up a page on the D-TCM (boot RAM) in the page registers of the HostIF (2x XHIF) for booting from an external host. The remaining pages can subsequently be set up specifically by the external host. It is advisable to lay further pages on the PN-IP, PER-IF, D-TCM, EMC-SDRAM / EMC-SRAM, GMDA and APB Peripherals.

The following table shows the paging register set within the XHIF module. Name	Address CPU- 16bit data width	Description	Name	Address CPU- 32bit data width	Description	Default
XHIF_P0_RG_L	00h		XHIF_P0_RG	00h	32 bit of the	00h
XHIF_P1_RG_L	10h	Lower 16 bit of	XHIF_P1_RG	10h	range con- figuration	00h
XHIF_P2_RG_L	20h	the range con-	XHIF_P2_RG	20h	31:22 only	00h
XHIF_P3_RG_L	30h	figuration 15:8 write- and readable 7:0 only readable	XHIF_P3_RG	30h	readable 21:8 write and readable 7:0 only readable	00h
XHIF_P0_RG_H	02h	Upper 16 bit of				00h
XHIF_P1_RG_H	12h	the range con-				00h
XHIF_P2_RG_H	22h	figuration 15:6 only read-				00h
XHIF_P3_RG_H	32h	able 5:0 write- and readable				00h
XHIF_P0_OF_L	04h	Lower 16 bit of the <b>offset</b> configu-	XHIF_P0_OF	04h	32 bit of the <b>offset</b> con-figuration	00h
XHIF_P1_OF_L	14h	ration	XHIF_P1_OF	14h	31:8 write-	00h
XHIF_P2_OF_L	24h	15:8 write- and	XHIF_P2_OF	24h	and readable	00h
XHIF_P3_OF_L	34h	readable 7:0 only readable	XHIF_P3_OF	34h	7:0 only readable	00h
XHIF_P0_OF_H	06h	Upper 16 bit of	-			00h
XHIF_P0_OF_H XHIF_P1_OF_H	16h	the offset configu-				00h
XHIF_P2_OF_H	26h	ration				00h
XHIF P3 OF H	26h	15:0 read/writeable				00h
	5011	Tead writedore				0011
XHIF_P0_CFG	08h		XHIF_P0_CFG	08h	Config. of the buffering	00h
XHIF_P1_CFG	18h	Config. of the buffering mode	XHIF_P1_CFG	18h	mode for	00h
XHIF_P2_CFG	28h	for each single	XHIF_P2_CFG	28h	each single	00h
XHIF_P3_CFG	38h	page 1: Page is 32-Bit Page 0: Page is 16-Bit Page	XHIF_P3_CFG	38h	page 1: Buffering mode on read enabled 0 : Buffering mode on read disabled	00h
			XHIF			
XHIF_VERSION_L	3Ch	Version of the	VERSION	3Ch		
XHIF_VERSION_ H	3Eh	XHIF				

#### Table 15: Address mapping XHIF for configuring the Page registers

Configuration of the 8 Page registers of the HostIF (2x XHIF with 4 Pages each) is effected, in addition to from the APB, also directly from the outside via the signal XHIF\_XCR\_R\_A20 (default after reset). Selection of the two XHIF modules is controlled by the pin XHIF\_SEG\_2 (= 0b  $\rightarrow$  XHIF0, = 1b  $\rightarrow$  XHIF1).

## 5.1.3 Memory Mapping GDMA

Start and end address	256 MB	Function area		
0x0000_0000h 0x03FF_FFFFh	areas	MEM_SWAP parameter assignment: 00b: -> Boot-ROM (0 - 8 KB), imaged 01b: -> EMC-SDRAM (0 - 64 MB) 10b: -> EMC-Asyn-Memory (0 - 64 MB) 11b: -> QVZ Error		
0x0400_0000h  0x0401 FFFFh		Not used		
 0x0402_0000h	0	Not used		
0x07FF_FFFFh 0x0800_0000h 		ARM926 D-TCM (0 – 256 KB / Step 64 KB)		
0x0803_FFFFh 0x0804_0000h				
0x0FFF_FFFFh		Not used		
0x1000_0000h  0x107F_FFFFh		Not used		
0x1080_0000h  0x10AF FFFFh	1	PER-IF GDMA register/SRAM		
 0x10B0_0000h 		Not used		
0x10BF_FFFFh 0x10C0_0000h		EMC register		
0x10FF_FFFFh 0x1100_0000h		Not used		
0x1FFF_FFFFh 0x2000 0000h				
0x2FFF_FFFFh	2	EMC-SDRAM (0 - 256 MB)		
0x3000_0000h  0x3FFF_FFFFh	3	EMC-Asyn-Memory (Area:Bank 0 - 3) (0 - 256 MB)		
0x4000_0000h  0x4FFF FFFFh	4	APB Peripherals		
 0x5000_0000h  0xFFFF_FFFFh	5 -15	Not used		

Table 16: Address mapping GDMA

The Boot ROM can be reached from the GDMA, but cannot be used from an application point of view.

# 5.2 Detailled Address Mapping

Seg.	Contents	Size	Range	Description
0	Boot-ROM (8 KB)	64 MB		After reset:
	or EMC-SDRAM (64 MB)		03FF_FFFF	Boot-ROM (8 KB physical; 2 <sup>13</sup> * imaged, Memory-Swap=00b); After Memory-Swap:
	or EMC Asyn Memory(64 MB)			EMC-SDRAM (64 MB physical; 2 <sup>°</sup> * imaged, Memory-Swap=01b);
	MB)			or
				EMC <b>Asyn</b> Memory (64 MB physical; not imaged, Memory-Swap=10b);
	or ARM926 I-TCM (256 KB)	256 KB	0000_0000	or After activation ARM926 I-TCM (in CP15 c9 register):
			0003_FFFF	ARM 926 I-TCM (0 - 256 KB physi- cal; not imaged);
	Not used	64 MB	0000_0000	
		100 00	03FF_FFFF	
	Not used	128 KB	0400_0000 0401 FFFF	
	Not used	64 MB	0401_FFFF	
		- 128 KB	07FF FFFF	
	ARM926 D-TCM (256	256 KB	_	ARM 926 D-TCM (0 - 256 KB physi-
	KB)		0803_FFFF	<pre>cal; not imaged);</pre>
	Not used	~128	0804_0000	
		MB	OFFF FFFF	
1	ARM-ICU	6 MB		ARM926 Interrupt Controller;
				5 MB physical; 2 <sup>°</sup> * imaged;
	PN-IP	2 MB	1060_0000	2 MB physical; 2 <sup>0</sup> * imaged;
			107F_FFFF	5
	PER_IF (consistency buf-	2 MB	_	64 KB physical; $2^5$ * imaged
	fer) GDMA register/SRAM	1 MB	109F_FFFF 10A0 0000	GDMA Register and internal
	02111 10912001, 21111		—	GDMA-Job-SRAM (size: 4608 bytes)
			10AF_FFFF	1 MB physical; 2 <sup>0</sup> * imaged; Register : 10A0 000010A0 00AF
				Job-SRAM : 10A0_00B010A0_12AF
	Degewood	1 MD	1000 0000	Not-used : 10A0_12B010AF_FFFF
	Reserved	1 MB	TOR0_0000	Reserved; 64 bytes physical;
				2 <sup>14</sup> * imaged;
	Reserved	1 MB	10C0_0000	Reserved 1 MB physical;
			10CF FFFF	1 MB physical; 2° * imaged;
	EMC register	1 MB		EMC register;
			ㅋㅋㅋㅋ ㅋ100	1 MB physical; not imaged;
	Reserved	1 MB		Reserved;
			10ፑፑ ፑፑፑፑ	8 KB physical; 2 <sup>7</sup> * imaged;
	Reserved	1 MB		Reserved;
			—	512 bytes physical;
	Not used	240 MB	10FF_FFFF 1100 0000	2 <sup>11</sup> * imaged;
			1FFF FFFF	
L			TLLL LLLL	

2	EMC-SDRAM	256 MB	2000 0000	256 MB physical; $2^{\circ}$ * imaged;
2		250 112	2000_0000	256 hb phybroar, 2 imagea,
			2FFF_FFFF	
3	EMC <b>Asyn</b> Mem- ory/Peripheral	64 MB	3000 0000	64 MB physical; 2 <sup>0</sup> * imaged; (if less is selected, the range
	Chip Select Bank0		33FF FFFF	is mirrored)
		64 MB	3400 0000	64 MB physical; 2 <sup>°</sup> * imaged; (if
	ory/Peripheral			less is selected, the range is
	Chip Select Bank1 EMC Asyn Mem-	64 MB	37FF FFFF	<pre>mirrored) 64 MB physical; 2<sup>0</sup> * imaged; (if</pre>
	ory/Peripheral	04 MD	3800 0000	less is selected, the range is
	Chip Select Bank2		3BFF FFFF	mirrored)
	EMC Asyn Mem-	64 MB	3C00 0000	64 MB physical; 2 <sup>°</sup> * imaged; (if
	ory/Peripheral Chip Select Bank3		3FFF FFFF	less is selected, the range is mirrored)
4	PER IF (register)	32 KB		32 KB physical;
			_	
APB- Per.	Internal Boot-ROM	0 40	4000_7FFF	0 KD physical.
LCT.	INCEINAL BOOL-KUM	8 KB	4000_8000	8 KB physical;
			4000_9FFF	
	UART1	4 KB	4000 <u>A00</u> 0	4 KB physical;
			4000 AFFF	
	UART2	4 KB		4 KB physical;
	UART3	4 KB	4000_BFFF	4 KB physical;
	UAR 15	4 KD	4000_0000	4 RB physical;
			4000_CFFF	
	UART4	4 KB	4000_D000	4 KB physical;
			4000 DFFF	
	I <sup>2</sup> C_3	4 KB	4000_E000	256 bytes physical; imaged
			4000 EFFF	
	System Control	4 KB		256 bytes physical; imaged
	Register Block			
			4000_FFFF	
	SPI1	256 B	4001_0000	256 bytes physical;
			4001_00FF	
	Reserved	256 B	4001_0100	256 bytes physical;
			4001 01FF	
	Reserved	256 B		256 bytes physical;
			—	
	Decemied	256 B	4001_02FF	256 bytes physical;
	Reserved	230 B	4001_0300	200 Dyces physical;
			4001_03FF	
	Reserved	256 B	4001_0400	256 bytes physical;
			4001 04FF	
	Reserved	2,75	4001_0500	256 bytes physical; 11*imaged
		KB	4001 0777	
	SPI2	256 B	4001_0FFF 4001_1000	256 bytes physical;
	01 12		-001_1000	200 Dyces physical;
			4001_10FF	
	Reserved	256 B	4001_1100	256 bytes physical;
			4001 11FF	
1	1	1 1		1

Reserved	256 B	4001 1200	256 bytes physical;
neber vea		—	
		4001_12FF	
Reserved	256 B	4001_1300	256 bytes physical;
		4001 13FF	
Reserved	256 B		256 bytes physical;
		—	
		4001_14FF	
Reserved	2,75 KB	4001_1500	256 bytes physical; 11*imaged
	КD	4001 1FFF	
Timer 0-5	4 KB		256 bytes physical; imaged
		—	
		4001_2FFF	
Watchdog	4 KB	4001_3000	32 bytes physical; imaged
		4001 3FFF	
F-counter	4 KB		8 bytes physical; imaged
	1 100	1001_1000	1.000 bulleteat, tuadea
		4001_4FFF	
Reserved	4 KB	4001_5000	32 bytes physical; imaged
		4001_5FFF	
Reserved	4 KB	4001_6000	256 bytes physical; imaged
	4 1/12	4001_6FFF	
Reserved	4 KB	4001_7000	128 bytes physical; imaged
		4001 7FFF	
GPIO	4 KB		256 bytes physical; imaged
		—	
		4001_8FFF	
I-Filter	4 KB	4001_9000	128 bytes physical; imaged
		4001 9FFF	
Host Interface	4 KB		256 bytes physical; imaged
	1 100	1001_1000	200 2/005 physical, imaged
		4001_AFFF	
Reserved	4 KB		256 bytes physical; imaged
		4001_BFFF	
Reserved	4 KB		4 KB physical;
Not ugod	12 KB	4001_CFFF 4001_D000	
Not used	IZ KB	4001_D000 4FFF FFFF	
Not used	2816	5000 0000	
	MB		
		FFFF FFFF	

Table 17: Detailed address mapping

#### 5.3 Register-description

#### 5.3.1 General information

All the bits identified with "reserved" in the following register descriptions should have the value 0 assigned when writing in view of future extensions.

These bits may not be evaluated during reading.

If no special information is given, the registers may be changed during operation.

#### 5.3.2 Peripheral Interface

#### 5.3.2.1 PERIF\_AHB\_APP

Base address see Chapter 5.2.

#### Address space:

Start_Addres			
S	End_Address	Modul/Memory_Name	Interface
0h	DFFFh	perif_app	
800h	DFFFh	PERIF_IO_RAM	

Module	<b>Register/Memory</b>	Read	Write	Address
/perif_app				
	Com-			
	mand_IF_Control_APP	r(h)	(w)	Oh
	Command_IF_Status_APP	r(h)		4h
	Host_IRQ_low	rh		8h
	Host_IRQ_high	rh		Ch
	Host_IRQmask_low	r	W	10h
	Host_IRQmask_high	r	W	14h
	Host_Event_low	rh	w	18h
	Host_Event_high	rh	W	1Ch
	Host_IRQack_low	rh	w	20h
	Host_IRQack_high	rh	w	24h
	Host EOI	r	w	28h
	PN_IRQ_low	rh		2Ch
	PN_IRQ_high	rh		30h
	PN_IRQmask_low	r	w	34h
	PN IRQmask high	r	w	38h
	PN Event low	rh	w	3Ch
	PN Event high	rh	w	40h
	PN IRQack low	rh	w	44h
	PN_IRQack_high	rh	w	48h
	PN EOI	r	W	4Ch
				800h -
	PERIF_IO_RAM	r	W	DFFFh

#### **Register description:**

A '0' is read from Software for each not specified Bit in the registers.

#### Module: /perif\_app

Registe	r:	Comm	and_IF_	Control_A	APP			Address:	0h		
Bits:		15dt0		Reset value:			0000h	Attributes:	r(h)	(w)	
Descrip	Description: Command Interface Co										
Bit	Identifi	er		Reset	Attr.		Function / Description				
4dt0	CR_Nu	CR_Number 00			rh	W	CR Number				
5dt5	ConfRe	equest		0h	rh	W	Command Confirmation Request				
7dt6	F_Code	e		0h	rh	w	Consistence Commando				
9dt8	<reserv< td=""><td>red&gt;</td><td></td><td>0000h</td><td>r</td><td></td><td colspan="4">reserved</td></reserv<>	red>		0000h	r		reserved				
12dt10	<reserv< td=""><td>red&gt;</td><td></td><td>0000h</td><td>r</td><td></td><td colspan="5">reserved</td></reserv<>	red>		0000h	r		reserved				
15dt13	User_II	D		0h	rh	W	User_ID				
31dt16	<reserv< td=""><td>red&gt;</td><td></td><td>0000h</td><td>r</td><td></td><td>reserved</td><td></td><td></td><td></td></reserv<>	red>		0000h	r		reserved				

Registe	r:	Comma	nd_IF_S	Status_A	PP			Address:	4h		
Bits:		15dt0	]	Reset value:		0000h	Attributes:	r(h)			
Description: Command Interface Status											
Bit	Identifi	entifier Re		Reset	Attr.	Function / Description					
4dt0	CR_Number			00h	rh		CR Number				
5dt5	ConfRe	nfResponse 0h			rh		ConfResponse				
7dt6	F_Code	e		0h	rh		Consistence Commando				
9dt8	<reserv< td=""><td>ved&gt;</td><td></td><td>0h</td><td>r</td><td></td><td colspan="5">reserved</td></reserv<>	ved>		0h	r		reserved				
10dt10	ConfVa	alue		0h	rh		Command Confirmation Value				
12dt11	<reserved> 0h r</reserved>				r		reserved				
15dt13	User_I	D		0h	rh		User_ID				

Registe	er:	Host_II	RQ_low				Address:	8h	·		
Bits:		31dt0		Reset value:			00000000h	Attributes:	rh		
Description: Host_IRQ_low											
Bit	Identifi	er	r Reset Attr.				Function / Description				
31dt0	IRQ_B	RQ_Bits 0000000h			rh		IRQ_Bits '0' =PN_Event_low ='0' OR H '1' =PN_Event_low ='01' ANI				

Registe	er:	Host_II	RQ_higl	n				Address:	Ch		
Bits:		31dt0		Reset value:			00000000h	Attributes:	rh		
Descrip	otion:		Host_II	RQ_high							
Bit	Identifi	er		Reset Attr.			Function / Description				
31dt0	IRQ_B	IRQ_Bits 00000000h rh			rh		IRQ_Bits '0' =PN_Event_high ='0' OR F '1' =PN_Event_high ='01' AN				

Registe	er:	Host_II	Host_IRQmask_low Address: 10h							
Bits:		31dt0		Reset value:			FFFFFFFFh	Attributes:	r	W
Description: Host_IRQmask_low										
Bit	Identifi	er Reset Attr.				Function / Description				
31dt0	Mask_I	Bits		FFFFFFFF h	r	337	Mask_Bits '0' =the event is entered in PN	_IRQ_low		

'1' =the event is not entered in PN_IRQ_low
---

Registe	er:	Host_II	RQmask	_high				Address:	14h		
Bits:		31dt0		Reset value:	t value:		FFFFFFFh	Attributes:	r	w	
Description: Host_IRQmask_high											
Bit	Identifi	er	er Reset Attr.				Function / Description				
31dt0	Mask_l	Mask_Bits FFFFF			r	w	Mask_Bits '0' =the event is entered in PN_IRQ_low '1' =the event is not entered in PN_IRQ_low				

Registe	er:	Host_E	vent_lo	W		·	А	Address:	1	l 8h	-
Bits:		31dt0		Reset value:			0000000h A	Attributes:	r	'n	w
Descri	ption:		Host_E	vent_low							
Bit	Identifi	er		Reset	Attr.		Function / Description				
31dt0	Event_	Bits		00000000h	rh	W	Mask_Bits '0' =the event is entered in PN_1 '1' =the event is not entered in P				

Registe	er:	Host_E	vent_hi	gh		•		Address:	1Ch	
Bits:		31dt0		Reset value:			0000000h	Attributes:	rh	w
Descrip	otion:		Host_E	vent_high						
Bit	Identifi	ier		Reset	Attr.		Function / Description			
31dt0	Event_						Mask_Bits '0' =the event bit is not reset in '1' =the event bit is reset in PN			

Registe	r:	Host_II	RQack_	low			A	Address:	20h	
Bits:		31dt0		Reset value:			0000000h A	Attributes:	rh	W
Descrip	otion:		Host_II	RQack_low						
Bit	Identifi	er		Reset	Attr.		Function / Description			
31dt0	Ack_B			w	Ack_Bits write '0' =the event bit is not reset in '1' =the event bit is reset in PN					

Registe	er:	Host_II	RQack_	high				Address:	24h		
Bits:		31dt0		Reset value:			00000000h	Attributes:	rh	w	
Descrip	otion:		Host_II	RQack_high							
Bit	Identifi	er		Reset	Attr.		Function / Description				
31dt0	Ack_B	its		00000000h	rh	w	Ack_Bits write 0' =the event bit is not reset in '1' =the event bit is reset in PN				

Registe	er:	Host_E	OI					Address:	28h	
Bits:		17dt0 Reset value: 00000h Attributes: n								
Descrip	otion:	: Host_EOI								
Bit	Identifi	er		Reset	Attr.		Function / Description			
17dt0 wait_time 00000h r w						w	wait_time			

Registe	er:	PN_IR	Q_low	·	·		Address:	2Ch	-	
Bits:		31dt0		Reset value:		00000000h	Attributes:	rh		
Descrip	otion:		PN_IR0	Q_low		· · · · ·				
Bit	Identifi	er		Reset	Attr.	Function / Description				
31dt0	IRQ_B	its		00000000h	rh	IRQ_Bits '0' =PN_Event_low ='0' OR P '1' =PN_Event_low ='01' ANI				

Registe	er:	PN_IR	Q_high				Address:	30h	·		
Bits:		31dt0		Reset value:		00000000h	Attributes:	rh			
Descrip	otion:		PN_IR	Q_high							
Bit	Identifi	er		Reset	Attr.	Function / Description					
31dt0	IRQ_B	its		00000000h	rh		='0' OR PN_IRQmask_high ='01' AND PN_IRQmask_h				

Registe	er:	PN_IR	Qmask_	low				Address:	34h		
Bits:		31dt0		Reset value:			FFFFFFFh	Attributes:	r	w	
Descrip	otion:		PN_IR	Qmask_low							
Bit	Identifi	er		Reset	Attr.		Function / Description				
31dt0	Mask_l	Bits		FFFFFFF h	r	w	Mask_Bits '0' =the event bit is not reset in '1' =the event bit is reset in PN				

Registe	er:	PN_IR	Qmask_	high				Address:	38h	·
Bits:		31dt0		Reset value:			FFFFFFFh	Attributes:	r	W
Descrip	otion:		PN_IR	Qmask_high						
Bit	Identifi	er		Reset	Attr.		Function / Description			
31dt0	Mask_l	Bits		FFFFFFFF h	r	w	Mask_Bits 0' =the event bit is not reset in '1' =the event bit is reset in PN			

Registe	r:	PN_Ev	ent_low					Address:	3Ch	
Bits:	s: 31dt0 Reset value: 0000000h Attributes: rh w									
Descrip	scription: PN_Event_low									
Bit	Identifi	er		Reset	Attr.		Function / Description			
31dt0 Event_Bits 0000000h rh w Event_Bits_low										

Registe	er:	PN_Ev	ent_higl	n				Address:	40	)h	-
Bits:	Bits: 31dt0 Reset value: 0000000h Attributes: r									l	w
Descrip	Description: PN_Event_high										
Bit	Identifi	er		Reset	Attr.		Function / Description				
31dt0 Event_Bits 0000000h rh w Event_Bit							Event_Bits high				

Registe	er:	PN_IR	 Qack_lo	W	· · · ·			Address:	44h	
Bits:		31dt0		Attributes:	rh	W				
Descrip	otion:		PN_IR0	Qack_low						
Bit	Identifi	fier Reset Attr. Function / Desc								

31dt0	Ack_Bits	00000000h	rh	W	Ack_Bits write 0' =the event bit is not reset in PN_Event_low '1' =the event bit is reset in PN_Event_low
-------	----------	-----------	----	---	--

Registe	er:	PN_IR	Qack_h	igh	Address:	48h					
Bits:		31dt0		Reset value:	eset value:		0000000h Attributes:	rh	w		
Description: PN_IRQack_high											
Bit	Identif	ier		Reset	Attr.		Function / Description				
31dt0			00000000h	rh	w	Ack_Bits write 0' =the event bit is not reset in PN_Event_low '1' =the event bit is reset in PN Event low					

Registe	r:	PN_EC	)I			Address:	4	Ch			
Bits:		17dt0		Reset value:			00000h	Attributes:	r		w
Description: PN_EOI											
Bit	Identifi	er		Reset	Attr.		Function / Description				
17dt0	/dt0_wait_time00000h_rw_w		wait_time								

# 5.3.2.2 PERIF\_APB

Base address see Chapter 5.2.

# Address space:

Start_Addres			
S	End_Address	Modul/Memory_Name	Interface
0h	4FFFh	perif_apb	
2000h	4FFFh	PERIF_IO_RAM	

Module	<b>Register/Memory</b>	Read	Write	Address
/perif_apb				
	CR_Address_1	r(h)	(w)	0h
	CR_Address_2	r(h)	(w)	4h
	CR_Address_3	r(h)	(w)	8h
	CR_Address_4	r(h)	(w)	Ch
	CR_Address_5	r(h)	(w)	10h
	CR_Address_6	r(h)	(w)	14h
	CR_Address_7	r(h)	(w)	18h
	CR_Address_8	r(h)	(w)	1Ch
	CR_Address_9	r(h)	(w)	20h
	CR_Address_10	r(h)	(w)	24h
	CR_Address_11	r(h)	(w)	28h
	CR_Address_12	r(h)	(w)	2Ch
	CR_Address_13	r(h)	(w)	30h
	CR_Address_14	r(h)	(w)	34h
	CR_Address_15	r(h)	(w)	38h
	CR_Address_16	r(h)	(w)	3Ch
	CR_Address_17	r(h)	(w)	40h

	CR Address 18	r(h)	(w)	44h
	CR Address 19	r(h)	· · ·	4411 48h
	CR Address 20		(w) (w)	4811 4Ch
	CR Address 20	r(h) r(h)	(w)	4011 50h
	CR_Address_21 CR_Address_22		(w)	5011 54h
		r(h)	(w)	
	CR_Address_23 CR_Address_24	r(h)	(w)	58h 5Ch
	CR_Address_24	r(h)	(w)	
		r(h)	(w)	60h 64h
	CR_Address_26	r(h)	(w)	
	CR_Address_27	r(h)	(w) (m)	68h
	CR_State_1	r(h)	(w)	100h
	CR_State_2	r(h)	(w)	104h
	CR_State_3	r(h)	(w)	108h
	CR_State_4	r(h)	(w)	10Ch
	CR_State_5	r(h)	(w)	110h
	CR_State_6	r(h)	(w)	114h
	CR_State_7	r(h)	(w)	118h
	CR_State_8	r(h)	(w)	11Ch
	CR_State_9	r(h)	(w)	120h
	CR_State_10	r(h)	(w)	124h
	CR_State_11	r(h)	(w)	128h
(	CR_State_12	r(h)	(w)	12Ch
(	CR_State_13	r(h)	(w)	130h
(	CR_State_14	r(h)	(w)	134h
(	CR_State_15	r(h)	(w)	138h
	CR_State_16	r(h)	(w)	13Ch
(	CR_State_17	r(h)	(w)	140h
(	CR_State_18	r(h)	(w)	144h
(	CR_State_19	r(h)	(w)	148h
(	CR_State_20	r(h)	(w)	14Ch
	CR_State_21	r(h)	(w)	150h
	CR_State_22	r(h)	(w)	154h
	CR_State_23	r(h)	(w)	158h
	CR_State_24	r(h)	(w)	15Ch
	CR_State_25	r(h)	(w)	160h
	CR_State_26	r(h)	(w)	164h
	CR_State_27	r(h)	(w)	168h
1	reserved	-	-	200h
1	reserved	-	-	204h
1	reserved	-	-	208h
	reserved	-	-	20Ch
	reserved	-	-	210h
	reserved	-	-	214h
	reserved	-	-	218h
	reserved	-	-	21Ch
	reserved	-	_	220h
	reserved	-	_	224h
	reserved	_		224h 228h
	reserved	_		220h
	reserved	_		230h
	reserved			230h 234h

reserved	-	-	238h
reserved	-	-	23Ch
reserved	-	-	240h
reserved	-	-	244h
reserved	-	-	248h
reserved	-	-	24Ch
reserved	-	-	250h
reserved	-	-	254h
reserved	-	-	258h
reserved	-	-	25Ch
reserved	-	-	260h
reserved	-	-	264h
reserved	-	-	268h
reserved	-	-	300h
reserved	-	-	524h
reserved	-	-	528h
reserved	-	-	52Ch
reserved	-	-	530h
reserved	-	-	534h
reserved	-	-	600h
reserved	-	-	800h
reserved	-	-	804h
reserved	-	-	808h
Burst_Config	r	(w)	80Ch
PERIF_IO_RAM	r	W	2000h - 4FFFh

## **Register description:**

A '0' is read from Software for each not specified Bit in the registers.

#### Module: /perif\_apb

Register: CR_Address_1								Address:	0h		
Bits:		31dt0		Reset value:			00000FFCh	Attributes:	r(h)	(w)	
Description: CR_A				ress_1							
Bit	Identifier			Reset	Attr.		Function / Description				
1dt0	<reserve< td=""><td>ed&gt;</td><td></td><td>0h</td><td>r</td><td></td><td>-</td><td></td><td></td><td></td></reserve<>	ed>		0h	r		-				
11dt2	CR_Star	tAddress		3FFh	r	w	Address_Mode = DirectMod Start address of the dress space) Address_Mode = PageMode not relevant	CR (4-Byte alig	ned, 4KByte	e ad-	
15dt12	<reserve< td=""><td>ed&gt;</td><td></td><td>0h</td><td>r</td><td></td><td>-</td><td></td><td></td><td></td></reserve<>	ed>		0h	r		-				
25dt16	6 CR_EndAddress			000h	r	w	Address_Mode = DirectMo Start address of the dress space) Address_Mode = PageMode not relevant	CR (4-Byte alig	ned, 4KByte	e ad-	
26dt26	<reserve< td=""><td>ed&gt;</td><td></td><td>0h</td><td>r</td><td></td><td>-</td><td></td><td></td><td></td></reserve<>	ed>		0h	r		-				
27dt27	Zero_Da	ita		0h	rh	w	After the buffer exchange th	e application wil	l get:		

					,0': the date contained in the of the IO-RAM ,1': zero data (0x0000)
31dt28	New_Data_INT	Oh	r	w	With the parameter New_Data_INT the application decides if an interrupt shall be issued if new output data are available: 0x0, 0xA-0xF: no New_Data_INT trigger 0x1 - 0x9: New_Data_INT trigger

Registe	r:	CR_Add	ress_2	•		-		Address:	4h				
Bits:		31dt0		Reset va	Reset value:		00000FFCh	Attributes:	r(h)	(w)			
Descrip	otion:		CR_Add	lress_2									
Bit	Identifie	r		Reset	Attr.		Function / Description	Function / Description					
1dt0	<reserve< td=""><td>ed&gt;</td><td></td><td>0h</td><td>r</td><td></td><td>-</td><td></td><td></td><td></td></reserve<>	ed>		0h	r		-						
11dt2	CR_Star	tAddress		3FFh	r	W	Address_Mode = DirectMo Start address of the dress space) Address_Mode = PageMod not relevant	e CR (4-Byte alig	ned, 4KByt	e ad-			
15dt12	<reserve< td=""><td>d&gt;</td><td></td><td>0h</td><td>r</td><td></td><td>-</td><td></td><td></td><td></td></reserve<>	d>		0h	r		-						
25dt16	CR_End	Address		000h	r	w	Address_Mode = DirectMo Start address of the dress space) Address_Mode = PageMod not relevant	e CR (4-Byte alig	ned, 4KByt	e ad-			
26dt26	<reserve< td=""><td>ed&gt;</td><td></td><td>0h</td><td>r</td><td></td><td>-</td><td></td><td></td><td></td></reserve<>	ed>		0h	r		-						
27dt27	Zero_Da	nta		Oh	rh	w	After the buffer exchange th ,0': the date contained in th ,1': zero data (0x0000)						
31dt28	New_Da	uta_INT		Oh	r	w	With the parameter New_D an interrupt shall be issued 0x0, 0xA-0xF: no New_Da 0x1 – 0x9: New_Data_INT	if new output data ta_INT trigger					

Register:		CR_Add	ress_3					Address:	8h	· · · · · · · · · · · · · · · · · · ·
Bits:		31dt0	Idt0 Reset value:		00000FFCh	Attributes:	r(h)	(w)		
Description: CR_Ac			CR_Addr	ress_3						
Bit	Identifier			Reset	Attr.		Function / Description			
1dt0	<reserved></reserved>			0h	r		-			
11dt2	CR_Star	tAddress		3FFh	r	w	Address_Mode = DirectMo Start address of the dress space) Address_Mode = PageMod not relevant	e CR (4-Byte align	ned, 4KByte	ad-
15dt12	<reserved></reserved>			0h	r		-			
25dt16	CR_End	Address		000h	r	w	Address_Mode = DirectMo Start address of the dress space) Address_Mode = PageMod not relevant	e CR (4-Byte align	ned, 4KByte	ad-
26dt26	<reserve< td=""><td>ed&gt;</td><td></td><td>0h</td><td>r</td><td></td><td>-</td><td></td><td></td><td></td></reserve<>	ed>		0h	r		-			
27dt27	Zero_Da	ata		0h	rh	w	After the buffer exchange th ,0': the date contained in th ,1': zero data (0x0000)			

31dt28	New_Data_INT	0h	r	w	With the parameter New_Data_INT the application decides if an interrupt shall be issued if new output data are available: 0x0, 0xA-0xF: no New_Data_INT trigger 0x1 - 0x9: New Data INT trigger
--------	--------------	----	---	---	--

Registe	er:	CR_Address	_4				Address:	Ch	
Bits:		31dt0	Reset va	lue:		00000FFCh	Attributes:	r(h)	(w)
Descrip	otion:	CR	_Address_4						
Bit	Identifie	er	Reset	Attr.		Function / Description			
1dt0	<reserve< td=""><td>ed&gt;</td><td>0h</td><td>r</td><td></td><td>-</td><td></td><td></td><td></td></reserve<>	ed>	0h	r		-			
11dt2	CR_StartAddress		3FFh	r	w	Address_Mode = DirectMod Start address of the dress space) Address_Mode = PageMode not relevant	CR (4-Byte alig	ned, 4KByt	e ad-
15dt12	<reserve< td=""><td>ed&gt;</td><td>0h</td><td>r</td><td></td><td>-</td><td></td><td></td><td></td></reserve<>	ed>	0h	r		-			
25dt16	CR_End	<reserved></reserved>		r	W	Address_Mode = DirectMod Start address of the dress space) Address_Mode = PageMode not relevant	CR (4-Byte alig	ned, 4KByt	e ad-
26dt26	<reserve< td=""><td>ed&gt;</td><td>0h</td><td>r</td><td></td><td>-</td><td></td><td></td><td></td></reserve<>	ed>	0h	r		-			
27dt27	<reserved> Zero_Data</reserved>		Oh	rh	w	After the buffer exchange the application will get: ,0': the date contained in the of the IO-RAM ,1': zero data (0x0000)			
31dt28	New_Da	New_Data_INT		r	W	With the parameter New_Da an interrupt shall be issued if 0x0, 0xA-0xF: no New_Data 0x1 - 0x9: New_Data_INT t	new output data INT trigger		

Registe	r:	CR_Add	ress_5		·		· · · · · ·	Address:	10h		
Bits:		31dt0	R	Reset val	ue:		00000FFCh	Attributes:	r(h)	(w)	
Descrip	otion:		CR_Addre	ess_5							
Bit	Identifie	r	R	Reset	eset Attr.		Function / Description				
1dt0	<reserve< td=""><td>d&gt;</td><td>0</td><td colspan="2">0h</td><td></td><td>-</td><td></td><td></td><td></td></reserve<>	d>	0	0h			-				
11dt2	CR_StartAddress 3FFh <reserved> 0h</reserved>		FFh	r	w	Address_Mode = DirectMode: Start address of the CR (4-Byte aligned, 4KByte address space) Address_Mode = PageMode not relevant			e ad-		
15dt12	2 <reserved></reserved>		0	h	r		-				
25dt16	CR_End	red> dAddress		000h	r	w	Address_Mode = DirectMo Start address of the dress space) Address_Mode = PageMode not relevant	CR (4-Byte align	ned, 4KByte	e ad-	
26dt26	<reserve< td=""><td>ed&gt;</td><td>0</td><td>h</td><td>r</td><td></td><td>-</td><td></td><td></td><td></td></reserve<>	ed>	0	h	r		-				
27dt27	Zero_Da	reserved>		h	rh	w	After the buffer exchange the application will get: ,0': the date contained in the of the IO-RAM ,1': zero data (0x0000)		l get:		
31dt28	New_Da	nta_INT	0	h	r	W	With the parameter New_Da an interrupt shall be issued i 0x0, 0xA-0xF: no New_Dat	f new output data			

0x1 – 0x9: New_Data_INT trigger
---------------------------------

Registe	er:	CR_Add	ress_6					Address:	14h	
Bits:		31dt0		Reset va	lue:		00000FFCh	Attributes:	r(h)	(w)
Descrip	otion:		CR_Add	ress_6						
Bit	Identifie	r		Reset	Attr.		Function / Description			
1dt0	<reserve< td=""><td>ed&gt;</td><td></td><td>0h</td><td>r</td><td></td><td colspan="3">-</td><td></td></reserve<>	ed>		0h	r		-			
11dt2	CR_StartAddress <reserved></reserved>			3FFh	r	w	Address_Mode = DirectM Start address of th dress space) Address_Mode = PageMo not relevant	he CR (4-Byte align	ned, 4KByt	e ad-
15dt12	<reserve< td=""><td>ed&gt;</td><td></td><td>0h</td><td>r</td><td></td><td>-</td><td></td><td></td><td></td></reserve<>	ed>		0h	r		-			
25dt16	CR_End	_EndAddress		000h	r	w	Address_Mode = DirectM Start address of th dress space) Address_Mode = PageMo not relevant	he CR (4-Byte align	ned, 4KByt	e ad-
26dt26	<reserve< td=""><td>ed&gt;</td><td></td><td>0h</td><td>r</td><td></td><td>-</td><td></td><td></td><td></td></reserve<>	ed>		0h	r		-			
27dt27	Zero_Da	<reserved> Zero_Data</reserved>		Oh	rh	w	After the buffer exchange the application will get: ,0': the date contained in the of the IO-RAM ,1': zero data (0x0000)			
31dt28	New_Data_INT			Oh	r	w	With the parameter New_1 an interrupt shall be issued 0x0, 0xA-0xF: no New_D 0x1 - 0x9: New_Data_IN	d if new output data ata_INT trigger		

Registe	r:	CR_Addr	ess_7				Address:	18h	
Bits:		31dt0	Reset	t value:		00000FFCh	Attributes:	r(h)	(w)
Descrip	otion:		CR_Address_7	7					
Bit	Identifie	er	Reset	t Attr		Function / Description			
1dt0	<reserve< td=""><td>ed&gt;</td><td>0h</td><td>r</td><td></td><td colspan="4">-</td></reserve<>	ed>	0h	r		-			
11dt2       CR_StartAddress       3FFh       r       w       Address_Mode = DirectMode: Start address of the CR (4-Byte aligned, 4I dress space) Address_Mode = PageMode not relevant				ned, 4KByte	e ad-				
15dt12	<reserve< td=""><td>ed&gt;</td><td>0h</td><td>r</td><td></td><td>-</td><td></td><td></td><td></td></reserve<>	ed>	0h	r		-			
25dt16	CR_Enc	lAddress	000h	r	w	Address_Mode = Dire Start address of dress space) Address_Mode = Page not relevant	of the CR (4-Byte align	ned, 4KByte	e ad-
26dt26	<reserve< td=""><td>ed&gt;</td><td>0h</td><td>r</td><td></td><td>-</td><td></td><td></td><td></td></reserve<>	ed>	0h	r		-			
27dt27	<reserved> Zero_Data</reserved>		0h	rh	w	After the buffer exchange the application will get ,0': the date contained in the of the IO-RAM ,1': zero data (0x0000)		get:	
31dt28	New_Da	ata_INT	Oh	r	w	With the parameter Ne an interrupt shall be iss 0x0, 0xA-0xF: no New 0x1 – 0x9: New_Data	v_Data_INT trigger		

Registe	er:	CR_Addre	ess_8				Address:	1Ch	
Bits:		31dt0	Reset va	lue:		00000FFCh	Attributes:	r(h)	(w)
Descrip	otion:	(	CR_Address_8						
Bit	Identifie	er	Reset	Attr.		Function / Description			
1dt0	<reserve< td=""><td>ed&gt;</td><td>0h</td><td>r</td><td></td><td>-</td><td></td><td></td><td></td></reserve<>	ed>	0h	r		-			
11dt2	CR_Star	tAddress	3FFh	r	w	Address_Mode = Direct Start address of dress space) Address_Mode = PageM not relevant	the CR (4-Byte align	ned, 4KByt	e ad-
15dt12	<reserve< td=""><td>ed&gt;</td><td>0h</td><td>r</td><td></td><td>-</td><td></td><td></td><td></td></reserve<>	ed>	0h	r		-			
25dt16	CR_End	<reserved> CR_EndAddress</reserved>		r	w	Address_Mode = Direct Start address of dress space) Address_Mode = PageM not relevant	the CR (4-Byte align	ned, 4KByt	e ad-
26dt26	<reserve< td=""><td>ed&gt;</td><td>0h</td><td>r</td><td></td><td>-</td><td></td><td></td><td></td></reserve<>	ed>	0h	r		-			
27dt27	<reserved> Zero_Data</reserved>		0h	rh	w	After the buffer exchange the application will get: ,0': the date contained in the of the IO-RAM ,1': zero data (0x0000)		l get:	
31dt28	New_Da	ata_INT	0h	r	W	With the parameter New an interrupt shall be issue 0x0, 0xA-0xF: no New_1 0x1 – 0x9: New_Data_IP	ed if new output data Data_INT trigger		

Registe	er:	CR_Add	ress_9					Address:	20h	÷
Bits:		31dt0		Reset va	lue:		00000FFCh	Attributes:	r(h)	(w)
Descrip	otion:		CR_Add	ress_9					·	
Bit	Identifie	er		Reset	Attr.		Function / Description			
1dt0	<reserve< td=""><td>ed&gt;</td><td></td><td>0h</td><td>r</td><td></td><td colspan="3">-</td><td></td></reserve<>	ed>		0h	r		-			
11dt2	_			3FFh	r	w	Address_Mode = DirectMode: Start address of the CR (4-Byte aligned, 4KByte dress space) Address_Mode = PageMode not relevant			e ad-
15dt12	<reserve< td=""><td>ed&gt;</td><td></td><td>0h</td><td>r</td><td></td><td>-</td><td></td><td></td><td></td></reserve<>	ed>		0h	r		-			
25dt16	CR_EndAddress		000h	r	W	Address_Mode = DirectM Start address of th dress space) Address_Mode = PageMod not relevant	ne CR (4-Byte alig	ned, 4KByt	e ad-	
26dt26	<reserve< td=""><td>ed&gt;</td><td></td><td>0h</td><td>r</td><td></td><td>-</td><td></td><td></td><td></td></reserve<>	ed>		0h	r		-			
27dt27	<reserved> Zero_Data</reserved>			Oh	rh	w	After the buffer exchange the application will ge ,0': the date contained in the of the IO-RAM ,1': zero data (0x0000)			
31dt28	8 New_Data_INT		0h	r	w	With the parameter New_I an interrupt shall be issued 0x0, 0xA-0xF: no New_Da 0x1 – 0x9: New_Data_INT	l if new output data ata_INT trigger			

Register:	CR_Address_10			Address:	24h	
Bits:	31dt0	Reset value:	00000FFCh	Attributes:	r(h)	(w)

Descrip	otion: CR_	Address_10			
Bit	Identifier	Reset	Attr.		Function / Description
1 dt0	<reserved></reserved>	0h	r		-
11dt2	CR_StartAddress	3FFh	r	w	Address_Mode = DirectMode: Start address of the CR (4-Byte aligned, 4KByte ad- dress space) Address_Mode = PageMode not relevant
15dt12	<reserved></reserved>	0h	r		-
25dt16	CR_EndAddress	000h	r	w	Address_Mode = DirectMode: Start address of the CR (4-Byte aligned, 4KByte ad- dress space) Address_Mode = PageMode not relevant
26dt26	<reserved></reserved>	0h	r		-
27dt27	Zero_Data	0h	rh	w	After the buffer exchange the application will get: ,0': the date contained in the of the IO-RAM ,1': zero data (0x0000)
31dt28	New_Data_INT	Oh	r	W	With the parameter New_Data_INT the application decides if an interrupt shall be issued if new output data are available: 0x0, 0xA-0xF: no New_Data_INT trigger 0x1 - 0x9: New_Data_INT trigger

Registe	er:	CR_Add	ress_11					Address:	28h	,
Bits:		31dt0		Reset va	lue:		00000FFCh	Attributes:	r(h)	(w)
Descrip	otion:		CR_Add	ress_11						
Bit	Identifie	r		Reset	Attr.		Function / Description			
1dt0	<reserve< td=""><td>ed&gt;</td><td></td><td>0h</td><td>r</td><td></td><td>-</td><td></td><td></td><td></td></reserve<>	ed>		0h	r		-			
11dt2	2 CR_StartAddress 2 <reserved></reserved>			3FFh	r	w	Address_Mode = Direct Start address of dress space) Address_Mode = PageM not relevant	f the CR (4-Byte align	ned, 4KByt	e ad-
15dt12	<reserve< td=""><td>ed&gt;</td><td></td><td>0h</td><td>r</td><td></td><td>-</td><td></td><td></td><td></td></reserve<>	ed>		0h	r		-			
25dt16	CR_End	reserved> R_EndAddress		000h	r	w	Address_Mode = Direc Start address of dress space) Address_Mode = PageN not relevant	f the CR (4-Byte align	ned, 4KByt	e ad-
26dt26	<reserve< td=""><td>ed&gt;</td><td></td><td>0h</td><td>r</td><td></td><td>-</td><td></td><td></td><td></td></reserve<>	ed>		0h	r		-			
27dt27	<reserved> Zero_Data</reserved>			Oh	rh	w	After the buffer exchange the application will get: ,0': the date contained in the of the IO-RAM ,1': zero data (0x0000)			
31dt28	New_Data_INT			0h	r	w	With the parameter New an interrupt shall be issu 0x0, 0xA-0xF: no New_ 0x1 – 0x9: New_Data_I	ed if new output data Data_INT trigger		

Registe	er:	CR_Add	ddress_12 Address: 2Ch								
Bits:		31dt0		Reset value	e:	00000FFCh	Attributes:	r(h)	(w)		
Description: CR_Address_12				ress_12							
Bit Identifier		Reset	Attr.	Function / Description							

1 dt0	<reserved></reserved>	0h	r		-
11dt2	CR_StartAddress	3FFh	r	w	Address_Mode = DirectMode: Start address of the CR (4-Byte aligned, 4KByte ad- dress space) Address_Mode = PageMode not relevant
15dt12	<reserved></reserved>	0h	r		-
25dt16	CR_EndAddress	000h	r	w	Address_Mode = DirectMode: Start address of the CR (4-Byte aligned, 4KByte ad- dress space) Address_Mode = PageMode not relevant
26dt26	<reserved></reserved>	0h	r		-
27dt27	Zero_Data	0h	rh	w	After the buffer exchange the application will get: ,0': the date contained in the of the IO-RAM ,1': zero data (0x0000)
31dt28	New_Data_INT	0h	r	W	With the parameter New_Data_INT the application decides if an interrupt shall be issued if new output data are available: 0x0, 0xA-0xF: no New_Data_INT trigger 0x1 - 0x9: New_Data_INT trigger

Registe			ress_13					Address:	30h		
Bits:		31dt0		Reset va	lue:		00000FFCh	Attributes:	r(h)	(w)	
Descrip	otion:		CR_Add	lress_13							
Bit	Identifie	r		Reset	Attr.		Function / Description				
1 dt0	<reserved></reserved>			0h	r		-				
11dt2	_			3FFh	r	W	Address_Mode = DirectMode: Start address of the CR (4-Byte aligned, 4KByte ad dress space) Address_Mode = PageMode not relevant			e ad-	
15dt12	5dt12 <reserved></reserved>			0h	r		-				
25dt16	CR_End	Address		000h	r	W	Address_Mode = DirectMo Start address of the dress space) Address_Mode = PageMod not relevant	e CR (4-Byte alig	ned, 4KByt	e ad-	
26dt26	<reserve< td=""><td>d&gt;</td><td></td><td>0h</td><td>r</td><td></td><td>-</td><td></td><td></td><td></td></reserve<>	d>		0h	r		-				
27dt27	Zero_Da	<reserved> Zero_Data</reserved>		Oh	rh	w	After the buffer exchange the application will get: ,0': the date contained in the of the IO-RAM ,1': zero data (0x0000)				
31dt28	New_Da	lew_Data_INT		Oh	r	W	With the parameter New_D an interrupt shall be issued 0x0, 0xA-0xF: no New_Dat 0x1 - 0x9: New_Data_INT	if new output dat ta_INT trigger			

Registe	er:	CR_Add	CR_Address_14 Address: 34h								
Bits:		31dt0		Reset value:			00000FFCh	Attributes:	r(h)	(w)	
Descrip	otion:	CR_Address_14									
Bit	Identifie	r		Reset Attr.			Function / Description	on			
1dt0	<reserve< td=""><td colspan="2">/ed&gt; Oh</td><td>0h</td><td>r</td><td></td><td colspan="3">-</td><td></td></reserve<>	/ed> Oh		0h	r		-				
11dt2	CR_Star	R_StartAddress		3FFh	r	w	Address_Mode = DirectMod Start address of the	le: CR (4-Byte aligned, 4	4KByte	ad-	

					dress space) Address_Mode = PageMode not relevant
15dt12	<reserved></reserved>	0h	r		-
25dt16	CR_EndAddress	000h	r	w	Address_Mode = DirectMode: Start address of the CR (4-Byte aligned, 4KByte ad- dress space) Address_Mode = PageMode not relevant
26dt26	<reserved></reserved>	0h	r		-
27dt27	Zero_Data	Oh	rh	w	After the buffer exchange the application will get: ,0': the date contained in the of the IO-RAM ,1': zero data (0x0000)
31dt28 No	New_Data_INT	Oh	r	w	With the parameter New_Data_INT the application decides if an interrupt shall be issued if new output data are available: 0x0, 0xA-0xF: no New_Data_INT trigger 0x1 - 0x9: New_Data_INT trigger

Registe	r:	CR_Add	ress_15	•		•		Address:	38h	
Bits:		31dt0		Reset va	lue:		00000FFCh	Attributes:	r(h)	(w)
Descrip	otion:		CR_Add	lress_15						
Bit	Identifie	r		Reset	Attr.		Function / Description			
1dt0	<reserve< td=""><td>ed&gt;</td><td></td><td>0h</td><td>r</td><td></td><td>-</td><td></td><td></td><td></td></reserve<>	ed>		0h	r		-			
11dt2       CR_StartAddress       3FFh       r       w       Address_Mode = DirectMode: Start address of the CR (4 dress space)         11dt2       CR_StartAddress       3FFh       r       w       Address_Mode = PageMode not relevant				e CR (4-Byte alig	ned, 4KByt	e ad-				
15dt12	5dt12 <reserved></reserved>			0h	r		-			
25dt16	CR_End	Address		000h	r	w	Address_Mode = DirectM Start address of th dress space) Address_Mode = PageMod not relevant	e CR (4-Byte alig	ned, 4KByt	e ad-
26dt26	<reserve< td=""><td>ed&gt;</td><td></td><td>0h</td><td>r</td><td></td><td>-</td><td></td><td></td><td></td></reserve<>	ed>		0h	r		-			
27dt27	Zero_Da	nta		Oh	rh	w	After the buffer exchange t ,0': the date contained in th ,1': zero data (0x0000)			
31dt28	New_Da	New_Data_INT		Oh	r	w	With the parameter New_I an interrupt shall be issued 0x0, 0xA-0xF: no New_Da 0x1 – 0x9: New_Data_INT	if new output data ata_INT trigger		

Registe	er:	CR_Add	ress_16		÷			Address:	3Ch	÷
Bits:		31dt0		Reset value:			00000FFCh	Attributes:	r(h)	(w)
Description: CR_Address_16										
Bit Identifier			Reset	Attr. Function / Description						
1dt0	<reserve< td=""><td>d&gt;</td><td></td><td colspan="2">0h r</td><td></td><td>-</td><td></td><td></td><td></td></reserve<>	d>		0h r			-			
11dt2	CR_StartAddress			3FFh	r	w	Address_Mode = DirectMod Start address of the dress space) Address_Mode = PageMod not relevant	e CR (4-Byte alig	ned, 4KByte	ad-

15dt12	<reserved></reserved>	0h	r		-
25dt16	CR_EndAddress	000h	r	w	Address_Mode = DirectMode: Start address of the CR (4-Byte aligned, 4KByte ad- dress space) Address_Mode = PageMode not relevant
26dt26	<reserved></reserved>	0h	r		-
27dt27	Zero_Data	0h	rh	w	After the buffer exchange the application will get: ,0': the date contained in the of the IO-RAM ,1': zero data (0x0000)
31dt28	New_Data_INT	0h	r	W	With the parameter New_Data_INT the application decides if an interrupt shall be issued if new output data are available: 0x0, 0xA-0xF: no New_Data_INT trigger 0x1 - 0x9: New_Data_INT trigger

Registe	er:	CR_Add	ress_17	*		·	· · · · · ·	Address:	40h	
Bits:		31dt0		Reset va	lue:		00000FFCh	Attributes:	r(h)	(w)
Descrip	otion:		CR_Add	lress_17						
Bit	Identifie	er		Reset	Attr.		Function / Description			
1dt0	<reserve< td=""><td>ed&gt;</td><td></td><td>0h</td><td>r</td><td></td><td>-</td><td></td><td></td><td></td></reserve<>	ed>		0h	r		-			
11dt2	_			3FFh	r	w	Address_Mode = DirectMode: Start address of the CR (4-Byte aligned, 4KByte a dress space) Address_Mode = PageMode not relevant			
15dt12	dt12 <reserved></reserved>			0h	r		-			
25dt16	CR_End			000h	r	w	Address_Mode = DirectM Start address of tl dress space) Address_Mode = PageMo not relevant	he CR (4-Byte align	ied, 4KByt	e ad-
26dt26	<reserve< td=""><td>ed&gt;</td><td></td><td>0h</td><td>r</td><td></td><td>-</td><td></td><td></td><td></td></reserve<>	ed>		0h	r		-			
27dt27	<reserved> Zero_Data</reserved>			Oh	rh	w	After the buffer exchange ,0': the date contained in t ,1': zero data (0x0000)		get:	
31dt28	New_Da	ata_INT		Oh	r	W	With the parameter New_1 an interrupt shall be issued 0x0, 0xA-0xF: no New_D 0x1 - 0x9: New_Data_IN	d if new output data ata_INT trigger		

Registe	er:	CR_Add	ress_18				Address:	44h		
Bits:	31dt0 Reset value:		00000FFCh	Attributes:	r(h)	(w)				
Description: CR_A			CR_Address_	18						
Bit	Bit Identifier		Rese	et Att	Attr. Function / Description					
1dt0	<reserv< td=""><td colspan="2"><reserved> 0h</reserved></td><td>r</td><td></td><td>-</td><td colspan="4">-</td></reserv<>	<reserved> 0h</reserved>		r		-	-			
11dt2	CR_Sta	rtAddress	3FFI	n r	W	Address_Mode = Di Start addres dress space Address_Mode = Pa not relevan	ss of the CR (4-Byte align) geMode	ned, 4KByte	e ad-	
15dt12	<reserv< td=""><td>ed&gt;</td><td>0h</td><td>r</td><td></td><td>-</td><td></td><td></td><td></td></reserv<>	ed>	0h	r		-				
25dt16	CR_End	dAddress	0001	n r	w	Address_Mode = D Start addres	irectMode: as of the CR (4-Byte aligned)	ned, 4KByte	e ad-	

					dress space) Address_Mode = PageMode not relevant
26dt26	<reserved></reserved>	0h	r		-
27dt27	Zero_Data	0h	rh	w	After the buffer exchange the application will get: ,0': the date contained in the of the IO-RAM ,1': zero data (0x0000)
31dt28	New_Data_INT	Oh	r	W	With the parameter New_Data_INT the application decides if an interrupt shall be issued if new output data are available: 0x0, 0xA-0xF: no New_Data_INT trigger 0x1 - 0x9: New_Data_INT trigger

Registe	r:	CR_Add	ress_19	<b>,</b>		·	· · · · · ·	Address:	48h		
Bits:		31dt0		Reset va	lue:		00000FFCh	Attributes:	r(h)	(w)	
Descrip	otion:		CR_Add	ress_19					•		
Bit	Identifie	r		Reset	Attr.		Function / Description				
1dt0	<reserve< td=""><td>d&gt;</td><td></td><td>0h</td><td>r</td><td></td><td>-</td><td></td><td></td><td></td></reserve<>	d>		0h	r		-				
11dt2	CR_StartAddress <reserved></reserved>			3FFh	r	w	Address_Mode = Direct Start address of dress space) Address_Mode = PageM not relevant	the CR (4-Byte align	ned, 4KByt	e ad-	
15dt12	dt12 <reserved></reserved>			0h	r		-				
25dt16	CR_End	Address			r	w	Address_Mode = Direc Start address of dress space) Address_Mode = PageN not relevant	the CR (4-Byte align	ned, 4KByt	e ad-	
26dt26	<reserve< td=""><td>d&gt;</td><td></td><td>0h</td><td>r</td><td></td><td>-</td><td></td><td></td><td></td></reserve<>	d>		0h	r		-				
27dt27	Zero_Da	ıta		Oh	rh	w	After the buffer exchang ,0': the date contained in ,1': zero data (0x0000)	n the of the IO-RAM	l get:		
31dt28	New_Da	ita_INT		0h	r	w	With the parameter New an interrupt shall be issu 0x0, 0xA-0xF: no New_ 0x1 – 0x9: New_Data_T	ed if new output data Data_INT trigger			

Registe	er:	CR_Add	lress_20					Address:	4Ch		
Bits:		31dt0		Reset value:		00000FFCh	Attributes:	r(h)	(w)		
Descrip	Description: CR_Ad			lress_20							
Bit	Identifie	r		Reset	Attr.		Function / Description				
1dt0	<reserve< td=""><td colspan="2">erved&gt;</td><td>0h</td><td>r</td><td></td><td colspan="5">-</td></reserve<>	erved>		0h	r		-				
11 <b>dt2</b>	CR_StartAddress			3FFh	r	w	Address_Mode = Directl Start address of dress space) Address_Mode = PageM not relevant	the CR (4-Byte align	ned, 4KByte	e ad-	
15dt12	<reserve< td=""><td>ed&gt;</td><td></td><td>0h</td><td>r</td><td></td><td>-</td><td></td><td></td><td></td></reserve<>	ed>		0h	r		-				
25dt16	CR_EndAddress		000h	r	w	Address_Mode = Direct Start address of dress space) Address_Mode = PageM not relevant	the CR (4-Byte align	ned, 4KByte	e ad-		

26dt26	<reserved></reserved>	0h	r		-
27dt27	Zero_Data	Oh	rh	w	After the buffer exchange the application will get: ,0': the date contained in the of the IO-RAM ,1': zero data (0x0000)
31dt28	New_Data_INT	Oh	r	w	With the parameter New_Data_INT the application decides if an interrupt shall be issued if new output data are available: 0x0, 0xA-0xF: no New_Data_INT trigger 0x1 – 0x9: New_Data_INT trigger

Register: CR_Addres		ress_21	<b>,</b>		•		Address:	50h	50h	
Bits:	Bits: 31dt0			Reset value:			00000FFCh	Attributes:	r(h)	(w)
Description: CR_Add				ress_21					<u>.</u>	
Bit Identifier			Reset	Attr.		Function / Description				
1dt0	<reserve< td=""><td>ed&gt;</td><td>0h</td><td>r</td><td></td><td>-</td><td></td><td></td><td></td></reserve<>	ed>	0h	r		-				
11dt2	dt2 CR_StartAddress			3FFh	r	w	Address_Mode = DirectMode: Start address of the CR (4-Byte aligned, 4KByte ad- dress space) Address_Mode = PageMode not relevant			
15dt12	2 <reserved></reserved>			0h	r		-			
25dt16	6 CR_EndAddress			000h	r	W	Address_Mode = DirectModes Start address of the dress space) Address_Mode = PageMode not relevant	e CR (4-Byte aligned	ed, 4KByt	e ad-
26dt26	<reserve< td=""><td>ed&gt;</td><td></td><td>0h</td><td>r</td><td></td><td>-</td><td></td><td></td><td></td></reserve<>	ed>		0h	r		-			
27dt27	7 Zero_Data			Oh	rh	w	After the buffer exchange the application will get: ,0': the date contained in the of the IO-RAM ,1': zero data (0x0000)			
31dt28	New_Da	ata_INT		Oh	r	w	With the parameter New_D an interrupt shall be issued 0x0, 0xA-0xF: no New_Da 0x1 – 0x9: New_Data_INT	if new output data ta_INT trigger		

Register: CR_		CR_Add	ress_22				Address:	54h			
Bits: 31dt0			Reset value:			00000FFCh	Attributes:	r(h)	(w)		
Description: CR_Ade				ress_22							
Bit	Identifier			Reset	Attr.		Function / Description				
1dt0	<reserve< td=""><td colspan="2">reserved&gt;</td><td>0h</td><td>r</td><td></td><td colspan="5">-</td></reserve<>	reserved>		0h	r		-				
11dt2	CR_StartAddress			3FFh	r	w	Address_Mode = DirectMode: Start address of the CR (4-Byte aligned, 4KByte ad dress space) Address_Mode = PageMode not relevant			e ad-	
15dt12	<reserve< td=""><td>ed&gt;</td><td></td><td>0h</td><td>r</td><td></td><td>-</td><td></td><td></td><td></td></reserve<>	ed>		0h	r		-				
25dt16	CR_EndAddress		000h	r	w	Address_Mode = DirectM Start address of th dress space) Address_Mode = PageMod not relevant	e CR (4-Byte alig	ned, 4KByte	e ad-		
26dt26	<reserve< td=""><td>ed&gt;</td><td></td><td>0h</td><td>r</td><td></td><td>-</td><td></td><td></td><td></td></reserve<>	ed>		0h	r		-				
27dt27	Zero_Da	ata		0h	rh	w	After the buffer exchange t ,0': the date contained in th				

					,1': zero data (0x0000)
31dt28	New_Data_INT	0h	r	w	With the parameter New_Data_INT the application decides if an interrupt shall be issued if new output data are available: 0x0, 0xA-0xF: no New_Data_INT trigger 0x1 – 0x9: New_Data_INT trigger

Registe	er:	CR_Address	5_23		·		Address:	58h	·
Bits: 31dt0		Reset va	lue:		00000FFCh	Attributes:	r(h)	(w)	
Descrip	otion:	CF	Address_23						
Bit Identifier			Reset	Attr.		Function / Description			
1dt0	<reserve< td=""><td>d&gt;</td><td>0h</td><td>r</td><td></td><td>-</td><td></td><td></td><td></td></reserve<>	d>	0h	r		-			
11dt2	ht2       CR_StartAddress       3FFh       r       w       Address_Mode = DirectMode: Start address of the CR (4-Byte aligned dress space)         Address_Mode = PageMode not relevant       Address_Mode = PageMode				ned, 4KByt	e ad-			
15dt12	<reserve< td=""><td>d&gt;</td><td>0h</td><td>r</td><td></td><td>-</td><td></td><td></td><td></td></reserve<>	d>	0h	r		-			
25dt16	CR_End	Address	000h	r	w	Address_Mode = Direc Start address of dress space) Address_Mode = PageM not relevant	f the CR (4-Byte align	ned, 4KByt	e ad-
26dt26	<reserve< td=""><td>d&gt;</td><td>0h</td><td>r</td><td></td><td>-</td><td></td><td></td><td></td></reserve<>	d>	0h	r		-			
27dt27	Zero_Da	ita	0h	rh	w	After the buffer exchang ,0': the date contained in ,1': zero data (0x0000)	n the of the IO-RAM	l get:	
31dt28	New_Da	ita_INT	Oh	r	w	With the parameter New an interrupt shall be issu 0x0, 0xA-0xF: no New_ 0x1 – 0x9: New_Data_I	ed if new output data Data_INT trigger		

Register:		CR_Address_24						Address:	5Ch	·	
Bits: 3		31dt0		Reset value:			00000FFCh	Attributes:	r(h)	(w)	
Descrip	otion:		CR_Add	ress_24							
Bit	Identifier			Reset	Attr.		Function / Description				
1dt0	<reserve< td=""><td colspan="2">ed&gt;</td><td>0h</td><td>r</td><td></td><td colspan="5">-</td></reserve<>	ed>		0h	r		-				
11dt2	CR_StartAddress			3FFh	r	w	Address_Mode = DirectMode: Start address of the CR (4-Byte aligned, 4KByte ad- dress space) Address_Mode = PageMode not relevant			e ad-	
15dt12	2 <reserved></reserved>			0h	r		-				
25dt16	5 CR_EndAddress			000h	r	w	Address_Mode = DirectMo Start address of the dress space) Address_Mode = PageMode not relevant	CR (4-Byte alig	ned, 4KByte	e ad-	
26dt26	<reserved></reserved>			0h	r		-				
27dt27	Zero_Data		0h	rh	w	After the buffer exchange th ,0': the date contained in the ,1': zero data (0x0000)					
31dt28	New_Da	ita_INT		0h	r	w	With the parameter New_Da	ata_INT the app	lication deci	des if	

	an interrupt shall be issued if new output data are available: 0x0, 0xA-0xF: no New_Data_INT trigger 0x1 - 0x9: New_Data_INT trigger
--	--

Registe	er:	CR_Address	s_25	·	·	Address:	60h	·		
Bits:		31dt0	Reset va	lue:		00000FFCh Attributes:	r(h)	(w)		
Descrip	otion:	CF	R_Address_25			-				
Bit	Identifie	er	Reset	Attr.	r. Function / Description					
1dt0	<reserve< td=""><td>ed&gt;</td><td>0h</td><td>r</td><td></td><td>-</td><td></td><td></td></reserve<>	ed>	0h	r		-				
11dt2	CR_Star	rtAddress	3FFh	r	w	Address_Mode = DirectMode: Start address of the CR (4-Byte aligned dress space) Address_Mode = PageMode not relevant	gned, 4KBy	te ad-		
15dt12	<reserve< td=""><td>ed&gt;</td><td>0h</td><td>r</td><td></td><td>-</td><td></td><td></td></reserve<>	ed>	0h	r		-				
25dt16	CR_End	lAddress	000h	r	w	Address_Mode = DirectMode: Start address of the CR (4-Byte aligned dress space) Address_Mode = PageMode not relevant	gned, 4KBy	te ad-		
26dt26	<reserve< td=""><td>ed&gt;</td><td>0h</td><td>r</td><td></td><td>-</td><td></td><td></td></reserve<>	ed>	0h	r		-				
27dt27	Zero_Da	ata	0h	rh	w	After the buffer exchange the application w ,0': the date contained in the of the IO-RAM ,1': zero data (0x0000)				
31dt28	New_Da	ata_INT	0h	r	W	With the parameter New_Data_INT the app an interrupt shall be issued if new output da 0x0, 0xA-0xF: no New_Data_INT trigger 0x1 - 0x9: New_Data_INT trigger				

Registe	er:	CR_Add	ress_26			·	· · · · · · ·	Address:	64h	
Bits:		31dt0		Reset va	lue:		00000FFCh	Attributes:	r(h)	(w)
Descrip	otion:		CR_Add	ress_26						
Bit	Identifie	er		Reset	Attr.		Function / Description			
1dt0	<reserve< td=""><td>ed&gt;</td><td></td><td>0h</td><td>r</td><td></td><td>-</td><td></td><td></td><td></td></reserve<>	ed>		0h	r		-			
11dt2	CR_Star	tAddress		3FFh	r	w	Address_Mode = Direc Start address o dress space) Address_Mode = PageM not relevant	f the CR (4-Byte align	ned, 4KByt	e ad-
15dt12	<reserve< td=""><td>ed&gt;</td><td></td><td>0h</td><td>r</td><td></td><td>-</td><td></td><td></td><td></td></reserve<>	ed>		0h	r		-			
25dt16	CR_End	Address		000h	r	w	Address_Mode = Direc Start address o dress space) Address_Mode = PageM not relevant	f the CR (4-Byte align	ned, 4KByt	e ad-
26dt26	<reserve< td=""><td>ed&gt;</td><td></td><td>0h</td><td>r</td><td></td><td>-</td><td></td><td></td><td></td></reserve<>	ed>		0h	r		-			
27dt27	Zero_Da	ata		Oh	rh	w	After the buffer exchange, 0': the date contained in ,1': zero data (0x0000	in the of the IO-RAM	l get:	
31dt28	New_Da	ata_INT		0h	r	w	With the parameter New an interrupt shall be issu 0x0, 0xA-0xF: no New 0x1 – 0x9: New_Data_D	ued if new output data _Data_INT trigger		

Registe	er:	CR_Add	ress_27					Address:	68h	· ·
Bits:		31dt0		Reset va	lue:		00000FFCh	Attributes:	r(h)	(w)
Descrip	otion:		CR_Add	ress_27						
Bit	Identifie	er		Reset	Attr.		Function / Description			
1dt0	<reserve< td=""><td>ed&gt;</td><td></td><td>0h</td><td>r</td><td></td><td>-</td><td></td><td></td><td></td></reserve<>	ed>		0h	r		-			
11dt2	CR_Star	tAddress		3FFh	r	w	Address_Mode = DirectM Start address of the dress space) Address_Mode = PageMonot relevant	he CR (4-Byte align	ned, 4KByt	e ad-
15dt12	<reserve< td=""><td>ed&gt;</td><td></td><td>0h</td><td>r</td><td></td><td>-</td><td></td><td></td><td></td></reserve<>	ed>		0h	r		-			
25dt16	CR_End	Address		000h	r	w	Address_Mode = DirectM Start address of t dress space) Address_Mode = PageMo not relevant	art address of the CR (4-Byte aligned, 4KByte ess space) fode = PageMode		
26dt26	<reserve< td=""><td>ed&gt;</td><td></td><td>0h</td><td>r</td><td></td><td>-</td><td></td><td></td><td></td></reserve<>	ed>		0h	r		-			
27dt27	Zero_Da	ata		Oh	rh	w	After the buffer exchange ,0': the date contained in t ,1': zero data (0x0000)		l get:	
31dt28	New_Da	ata_INT		0h	r	w	With the parameter New_ an interrupt shall be issued 0x0, 0xA-0xF: no New_D 0x1 - 0x9: New_Data_IN	d if new output data ata_INT trigger		

Registe	r:	CR_State	e_1		·			Address:	100h		
Bits:		31dt0		Reset value:			00000FD2h	Attributes:	r(h)	(w)	
Descrip	otion:		CR_State	e_1							
Bit	Identifie	r		Reset	Attr.		Function / Description				
1 dt0	buffer_number_data_buffer 21			2h	rh	w	internal IO buffer states				
3dt2	<reserved></reserved>			0h	r		-				
5dt4	buffer_number_free_buffe			1h	rh	w	internal IO buffer states				
7dt6	buffer_number_f2_buffer			3h	rh	w	internal IO buffer states				
9dt8	buf- fer_numl	ber_next_	buffer	3h	rh	w	internal IO buffer states				
11dt10	buffer_n	umber_n2	_buffer	3h	rh	W	internal IO buffer states				
13dt12	buffer_n	umber_us	er_buffer	0h	rh	w	internal IO buffer states				
14dt14	<reserve< td=""><td>d&gt;</td><td></td><td>0h</td><td>r</td><td></td><td>-</td><td></td><td></td><td></td></reserve<>	d>		0h	r		-				
15dt15	EXT_BU	JF_Mode		0h	r	w	Shall always be set to 0b0				
31dt16	Mapping	5		0000h	r	w	internal IO buffer mapping of the Evaluation Kit ERTE		OFINE	T stack	

Registe	er:	CR_State	e_2					Address:	104h	
Bits:		31dt0		Reset value:			00000FD2h	Attributes:	r(h)	(w)
Descrip	otion:		CR_State	e_2						
Bit	Identifie	r		Reset	Reset Attr.		Function / Description			
1dt0	buffer_n	umber_da	ata_buffer	2h	rh	W	internal IO buffer states			
3dt2	<reserve< td=""><td colspan="2">rved&gt; 0h</td><td>r</td><td></td><td>-</td><td></td><td></td><td></td></reserve<>	rved> 0h		r		-				
5dt4	buffer_n	number_free_buffer 1h		rh	W	internal IO buffer states				

7dt6	buffer_number_f2_buffer	3h	rh	w	internal IO buffer states
Udfx	buf- fer_number_next_buffer	3h	rh	w	internal IO buffer states
11dt10	buffer_number_n2_buffer	3h	rh	w	internal IO buffer states
13dt12	buffer_number_user_buffer	0h	rh	w	internal IO buffer states
14dt14	<reserved></reserved>	0h	r		-
15dt15	EXT_BUF_Mode	0h	r	w	Shall always be set to 0b0
31dt16	Mapping	0000h	r	w	internal IO buffer mapping (will be set by the PROFINET stack of the Evaluation Kit ERTEC 200P)

Registe	r:	CR_State	23					Address:	108h			
Bits:		31dt0		Reset val	ue:		00000FD2h	Attributes:	r(h)	(w)		
Descrip	otion:		CR_State	e_3	_3							
Bit	Identifie	r		Reset	Attr.		Function / Description					
1dt0	buffer_number_data_buffer			2h	rh	w	internal IO buffer states					
3dt2	<reserved></reserved>			0h	r		-					
5dt4	buffer_number_free_buffe			1h	rh	w	internal IO buffer states					
7dt6	buffer_number_f2_buffer			3h	rh	w	internal IO buffer states					
9dt8	buf- fer numl	ber next	buffer	3h	rh	w	internal IO buffer states					
11dt10	buffer_n	umber_n2	_buffer	3h	rh	w	internal IO buffer states					
13dt12	buffer_n	umber_us	er_buffer	0h	rh	w	internal IO buffer states					
14dt14	<reserve< td=""><td>d&gt;</td><td></td><td>0h</td><td>r</td><td></td><td>-</td><td></td><td></td><td></td></reserve<>	d>		0h	r		-					
15dt15	EXT_BU	JF_Mode		0h	r	w	Shall always be set to 0b0					
31dt16	Mapping	5		0000h	r	w	internal IO buffer mapping of the Evaluation Kit ERTE		OFINE	T stack		

Registe	er:	CR_State	_4			·	· · · · · · · · · · · · · · · · · · ·	Address:	10Ch		
Bits:		31dt0		Reset val	ue:		00000FD2h	Attributes:	r(h)	(w)	
Descrip	otion:		CR_State	e_4							
Bit	Identifie	r		Reset	Attr.		Function / Description				
1dt0	buffer_n	buffer_number_data_buffer2h				w	internal IO buffer states				
3dt2	<reserved> 0h</reserved>				r		-				
5dt4	buffer_number_free_buffer			1h	rh	w	internal IO buffer states				
7dt6	buffer_n	umber_f2	buffer	3h	rh	w	internal IO buffer states				
9dt8	buf- fer_num	ber_next_	buffer	3h	rh	w	internal IO buffer states				
11dt10	buffer_n	umber_n2	_buffer	3h	rh	w	internal IO buffer states				
13dt12	buffer_n	umber_us	er_buffer	0h	rh	w	internal IO buffer states				
14dt14	<reserve< td=""><td>d&gt;</td><td></td><td>0h</td><td>r</td><td></td><td>-</td><td></td><td></td><td></td></reserve<>	d>		0h	r		-				
15dt15	EXT_BU	JF_Mode		0h	r	w	Shall always be set to 0b0				
31dt16	Mapping	5		0000h	r	W	internal IO buffer mapping of the Evaluation Kit ERTE		PROFINE	T stack	

Registe	er:	CR_State	_5				Address:	110h	
Bits:		31dt0		Reset value	2:	00000FD2h	Attributes:	r(h)	(w)
Descrip	Description: CR_State_5								
Bit	Bit Identifier Reset Attr.			Attr.	Function / Description				

1dt0	buffer_number_data_buffer	2h	rh	w	internal IO buffer states
3dt2	<reserved></reserved>	0h	r		-
5dt4	buffer_number_free_buffer	1h	rh	w	internal IO buffer states
7dt6	buffer_number_f2_buffer	3h	rh	w	internal IO buffer states
Odt9	buf- fer_number_next_buffer	3h	rh	w	internal IO buffer states
11dt10	buffer_number_n2_buffer	3h	rh	w	internal IO buffer states
13dt12	buffer_number_user_buffer	0h	rh	w	internal IO buffer states
14dt14	<reserved></reserved>	0h	r		-
15dt15	EXT_BUF_Mode	0h	r	W	Shall always be set to 0b0
31dt16	Mapping	0000h	r	w	internal IO buffer mapping (will be set by the PROFINET stack of the Evaluation Kit ERTEC 200P)

Registe	r:	CR_State	_6		·	÷		Address:	114h	
Bits:		31dt0		Reset val	ue:		00000FD2h	Attributes:	r(h)	(w)
Descrip	tion:		CR_State	e_6						
Bit	Identifier R			Reset	Attr.		Function / Description			
1dt0	buffer_number_data_buffe			2h	rh	w	internal IO buffer states			
3dt2	<reserved></reserved>			0h	r		-			
5dt4	buffer_number_free_buffe			1h	rh	w	internal IO buffer states			
7dt6	buffer_number_f2_buffer			3h	rh	w	internal IO buffer states			
V1hQ	buf- fer_num	ber next	buffer	3h	rh	w	internal IO buffer states			
11dt10	buffer_n	umber_n2	_buffer	3h	rh	w	internal IO buffer states			
13dt12	buffer_n	umber_us	er_buffer	0h	rh	w	internal IO buffer states			
14dt14	<reserve< td=""><td>d&gt;</td><td></td><td>0h</td><td>r</td><td></td><td>-</td><td></td><td></td><td></td></reserve<>	d>		0h	r		-			
15dt15	EXT_BU	JF_Mode		0h	r	w	Shall always be set to 0b0			
31dt16	Mapping	5		0000h	r	w	internal IO buffer mapping of the Evaluation Kit ERTE		OFINE	T stack

Registe	r:	CR_State	e_7	·	·	·		Address:	118h	÷
Bits:		31dt0		Reset val	ue:		00000FD2h	Attributes:	r(h)	(w)
Descrip	otion:		CR_State	e_7						
Bit	Identifie	r		Reset	Attr.		Function / Description			
1dt0	buffer_n	umber_da	ta_buffer	2h	rh	w	internal IO buffer states			
3dt2	<reserved></reserved>			0h	r		-			
5dt4	buffer_number_free_buffe		ee_buffer	1h	rh	W	internal IO buffer states			
7dt6	buffer_n	umber_f2	_buffer	3h	rh	W	internal IO buffer states			
9dt8	buf- fer_num	ber_next_	buffer	3h	rh	w	internal IO buffer states			
11dt10	buffer_n	umber_n2	_buffer	3h	rh	W	internal IO buffer states			
13dt12	buffer_n	umber_us	er_buffer	0h	rh	W	internal IO buffer states			
14dt14	<reserve< td=""><td>d&gt;</td><td></td><td>0h</td><td>r</td><td></td><td>-</td><td></td><td></td><td></td></reserve<>	d>		0h	r		-			
15dt15	EXT_BI	JF_Mode		0h	r	W	Shall always be set to 0b0			
31dt16	Mapping	5		0000h	r	w	internal IO buffer mapping of the Evaluation Kit ERTE	•	ROFINE	T stack

Register: CR\_State\_8

Address:

11Ch

Bits:	31dt0	Reset v	value:		00000FD2h	Attributes:	r(h)	(w)
Descrip	otion:	CR_State_8						
Bit	Identifier	Reset	Attr.		Function / Description	1		
1dt0	buffer_number_dat	a_buffer2h	rh	W	internal IO buffer star	tes		
3dt2	<reserved></reserved>	0h	r		-			
5dt4	buffer_number_fre	e_buffer 1h	rh	w	internal IO buffer states			
7dt6	buffer_number_f2_	buffer 3h	rh	w	internal IO buffer star	tes		
9dfX	buf- fer_number_next_b	ouffer <sup>3h</sup>	rh	w	internal IO buffer star	tes		
11dt10	buffer_number_n2_	_buffer 3h	rh	w	internal IO buffer stat	tes		
13dt12	buffer_number_use	er_buffer0h	rh	w	internal IO buffer star	tes		
14dt14	<reserved></reserved>	0h	r		-			
15dt15	EXT_BUF_Mode	0h	r	w	Shall always be set to	o 0b0		
31dt16	Mapping	0000h	r	w	internal IO buffer ma of the Evaluation Kit	pping (will be set by the ERTEC 200P)	PROFIN	ET stack

Registe	r:	CR_State	e_9		·			Address:	120h	÷
Bits:		31dt0		Reset val	ue:		00000FD2h	Attributes:	r(h)	(w)
Descrip	otion:		CR_State	e_9						
Bit	Identifier	•		Reset	Attr.		Function / Description			
1dt0	buffer_n	umber_da	ita_buffer	2h	rh	w	internal IO buffer states			
3dt2	<reserved></reserved>			0h	r		-			
5dt4	buffer_number_free_buffe		ee_buffer	1h	rh	w	internal IO buffer states			
7dt6	buffer_n	umber_f2	_buffer	3h	rh	w	internal IO buffer states			
19dfx	buf- fer_numl	per_next_	buffer	3h	rh	w	internal IO buffer states			
11dt10	buffer_n	umber_n2	2_buffer	3h	rh	w	internal IO buffer states			
13dt12	buffer_n	umber_us	er_buffer	0h	rh	w	internal IO buffer states			
14dt14	<reserve< td=""><td>d&gt;</td><td></td><td>0h</td><td>r</td><td></td><td>-</td><td></td><td></td><td></td></reserve<>	d>		0h	r		-			
15dt15	EXT_BU	JF_Mode		0h	r	w	Shall always be set to 0b0			
31dt16	Mapping 0000h			0000h	r	W	internal IO buffer mapping of the Evaluation Kit ERTE		PROFINE	T stack

Registe	r:	CR_State_	10					Address:	124h	
Bits:		31dt0		Reset va	lue:		00000FD2h	Attributes:	r(h)	(w)
Descrip	tion:	C	CR_State	_10						
Bit	Identifie	r		Reset	Attr.		Function / Description			
1dt0	buffer_n	ouffer_number_data_buff		2h	rh	w	internal IO buffer states			
3dt2	<reserved></reserved>			0h	r		-			
5dt4	buffer_number_free_buffe		e_buffer	1h	rh	w	internal IO buffer states			
7dt6	buffer_n	umber_f2_	buffer	3h	rh	w	internal IO buffer states			
Ydfx	buf- fer_num	ber_next_b	uffer	3h	rh	w	internal IO buffer states			
11dt10	buffer_n	umber_n2_	buffer	3h	rh	w	internal IO buffer states			
13dt12	buffer_n	uffer_number_user_buffer		0h	rh	w	internal IO buffer states			
14dt14	<reserve< td=""><td>d&gt;</td><td></td><td>0h</td><td>r</td><td></td><td>-</td><td></td><td></td><td></td></reserve<>	d>		0h	r		-			
15dt15	EXT_BU	XT_BUF_Mode		0h	r	w	Shall always be set to 0b0	)		

31dt16	Mapping	0000h	r	W/	internal IO buffer mapping (will be set by the PROFINET stack of the Evaluation Kit ERTEC 200P)
--------	---------	-------	---	----	---

Registe	r:	CR_State	_11		·	·		Address:	128h	
Bits:		31dt0		Reset val	ue:		00000FD2h	Attributes:	r(h)	(w)
Descrip	otion:		CR_State	e_11						
Bit	Identifier	r		Reset	Attr.		Function / Description			
1dt0	buffer_n	umber_da	.ta_buffer	2h	rh	w	internal IO buffer states			
3dt2	<reserve< td=""><td colspan="2"><reserved></reserved></td><td>0h</td><td>r</td><td></td><td>-</td><td></td><td></td><td></td></reserve<>	<reserved></reserved>		0h	r		-			
5dt4	buffer_number_free_buffe		ee_buffer	1h	rh	W	internal IO buffer states			
7dt6	buffer_number_f2_buffer		buffer	3h	rh	w	internal IO buffer states			
9dt8	buf- fer_numl	ber_next_	buffer	3h	rh	W	internal IO buffer states			
11dt10	buffer_n	umber_n2	_buffer	3h	rh	W	internal IO buffer states			
13dt12	buffer_n	umber_us	er_buffer	0h	rh	W	internal IO buffer states			
14dt14	<reserve< td=""><td>d&gt;</td><td></td><td>0h</td><td>r</td><td></td><td>-</td><td></td><td></td><td></td></reserve<>	d>		0h	r		-			
15dt15	EXT_BU	JF_Mode		0h	r	W	Shall always be set to 0b0			
31dt16	Mapping	5		0000h	r	w	internal IO buffer mapping of the Evaluation Kit ERTI		e PROFINE	T stack

Registe	r:	CR_State	_12	•	·	•		Address:	12Ch	•
Bits:		31dt0		Reset val	ue:		00000FD2h	Attributes:	r(h)	(w)
Descrip	otion:		CR_State	e_12						
Bit	Identifie	•		Reset	Attr.		Function / Description			
1 dt0	buffer_n	umber_da	.ta_buffer	2h	rh	W	internal IO buffer states			
3dt2	<reserved></reserved>			0h	r		-			
5dt4	buffer_number_free_buffe		ee_buffer	1h	rh	w	internal IO buffer states			
7dt6	buffer_number_f2_buffer		_buffer	3h	rh	w	internal IO buffer states			
Ydfx	buf- fer_numl	per_next_	buffer	3h	rh	w	internal IO buffer states			
11dt10	buffer_n	umber_n2	_buffer	3h	rh	w	internal IO buffer states			
13dt12	buffer_n	umber_us	er_buffer	0h	rh	W	internal IO buffer states			
14dt14	<reserve< td=""><td>d&gt;</td><td></td><td>0h</td><td>r</td><td></td><td>-</td><td></td><td></td><td></td></reserve<>	d>		0h	r		-			
15dt15	EXT_BU	JF_Mode		0h	r	w	Shall always be set to 0b0			
31dt16	Mapping			0000h	r	w	internal IO buffer mapping of the Evaluation Kit ERT		PROFINE	T stack

Registe	r:	CR_State	_13					Address:	130h
Bits:		31dt0		Reset va	lue:		00000FD2h	Attributes:	r(h) (w
Descrip	otion:		CR_State	e_13					
Bit	Identifier	r		Reset	Attr.		Function / Description		
1dt0	dt0 buffer_number_data_buffe			2h	rh	w	internal IO buffer states		
3dt2	2 <reserved></reserved>			0h	r		-		
5dt4	lt4 buffer_number_free_buffe		e_buffer	1h	rh	w	internal IO buffer states		
7dt6	buffer_number_f2_buffer		buffer	3h	rh	w	internal IO buffer states		
Udtx	buf- fer_number_next_buffer 31		3h	rh	w	internal IO buffer states			
11dt10	dt10 buffer_number_n2_buffer 3		3h	rh	w	internal IO buffer states			

13dt12	buffer_number_user_buffer	0h	rh	w	internal IO buffer states
14dt14	<reserved></reserved>	0h	r		-
15dt15	EXT_BUF_Mode	0h	r	w	Shall always be set to 0b0
31dt16	Mapping	0000h	r		internal IO buffer mapping (will be set by the PROFINET stack of the Evaluation Kit ERTEC 200P)

Registe	r:	CR_State	_14	·	·		- · · · ·	Address:	134h	÷
Bits:		31dt0		Reset val	ue:		00000FD2h	Attributes:	r(h)	(w)
Descrip	otion:		CR_State	e_14						
Bit	Identifie	r		Reset	Attr.		Function / Description			
1dt0	buffer_n	umber_da	.ta_buffer	2h	rh	w	internal IO buffer states			
3dt2	<reserve< td=""><td>d&gt;</td><td></td><td>0h</td><td>r</td><td></td><td>-</td><td></td><td></td><td></td></reserve<>	d>		0h	r		-			
5dt4	ouffer_number_free_buff		ee_buffer	1h	rh	w	internal IO buffer states			
7dt6	buffer_n	umber_f2	buffer	3h	rh	w	internal IO buffer states			
Udtx	buf- fer_num	ber_next_	buffer	3h	rh	w	internal IO buffer states			
11dt10	buffer_n	umber_n2	_buffer	3h	rh	w	internal IO buffer states			
13dt12	buffer_n	umber_us	er_buffer	0h	rh	w	internal IO buffer states			
14dt14	<reserve< td=""><td>d&gt;</td><td></td><td>0h</td><td>r</td><td></td><td>-</td><td></td><td></td><td></td></reserve<>	d>		0h	r		-			
15dt15	EXT_BU	JF_Mode		0h	r	w	Shall always be set to 0b0			
31dt16	Mapping	5		0000h	r	w	internal IO buffer mapping of the Evaluation Kit ERTH		e PROFINE	T stack

Registe	er:	CR_State	_15					Address:	138h	
Bits:		31dt0		Reset val	ue:		00000FD2h	Attributes:	r(h)	(w)
Descrip	otion:		CR_State	e_15						
Bit	Identifie	r		Reset	Attr.		Function / Description			
1dt0	buffer_n	umber_da	ta_buffer	2h	rh	w	internal IO buffer states			
3dt2	<reserve< td=""><td colspan="2"><reserved></reserved></td><td>0h</td><td>r</td><td></td><td>-</td><td></td><td></td><td></td></reserve<>	<reserved></reserved>		0h	r		-			
5dt4	buffer_number_free_buff		e_buffer	1h	rh	w	internal IO buffer states			
7dt6	buffer_n	buffer_number_f2_buffer		3h	rh	w	internal IO buffer states			
Udtx	buf- fer_numl	ber_next_	buffer	3h	rh	w	internal IO buffer states			
11dt10	buffer_n	umber_n2	_buffer	3h	rh	w	internal IO buffer states			
13dt12	buffer_n	umber_us	er_buffer	0h	rh	w	internal IO buffer states			
14dt14	<reserve< td=""><td>d&gt;</td><td></td><td>0h</td><td>r</td><td></td><td>-</td><td></td><td></td><td></td></reserve<>	d>		0h	r		-			
15dt15	EXT_BU	JF_Mode		0h	r	w	Shall always be set to 0b0			
31dt16	Mapping	Mapping		0000h	r	w	internal IO buffer mapping of the Evaluation Kit ERTE		PROFINE	T stack

Registe	er:	CR_State	_16					Address:	13Ch	
Bits:		31dt0		Reset valu	e:		00000FD2h	Attributes:	r(h)	(w)
Descrip	otion:		CR_State_16							
Bit	Identifier	r		Reset	Attr.		Function / Description			
1dt0	buffer_n	umber_da	.ta_buffer	2h	rh	w	internal IO buffer states			
3dt2	<reserve< td=""><td>d&gt;</td><td colspan="2">&gt;0h</td><td>r</td><td></td><td>-</td><td></td><td></td><td></td></reserve<>	d>	>0h		r		-			
5dt4	buffer_n	r_number_free_buffer 1h		rh	w	internal IO buffer states				

7dt6	buffer_number_f2_buffer	3h	rh	w	internal IO buffer states
Udfx	buf- fer_number_next_buffer	3h	rh	w	internal IO buffer states
11dt10	buffer_number_n2_buffer	3h	rh	w	internal IO buffer states
13dt12	buffer_number_user_buffer	0h	rh	w	internal IO buffer states
14dt14	<reserved></reserved>	0h	r		-
15dt15	EXT_BUF_Mode	0h	r	W	Shall always be set to 0b0
31dt16	Mapping	0000h	r	w	internal IO buffer mapping (will be set by the PROFINET stack of the Evaluation Kit ERTEC 200P)

Registe	r:	CR_State	e_17					Address:	140h		
Bits:		31dt0		Reset val	ue:		00000FD2h	Attributes:	r(h)	(w)	
Descrip	otion:		CR_State	e_17							
Bit	Identifie	r		Reset	Attr.		Function / Description				
1dt0	buffer_number_data_buf			2h	rh	w	internal IO buffer states				
3dt2	<reserved></reserved>			0h	r		-				
5dt4	buffer_number_free_buff			1h	rh	w	internal IO buffer states				
7dt6	buffer_n	umber_f2	_buffer	3h	rh	w	internal IO buffer states				
9dt8	buf- fer_num	ber_next	buffer	3h	rh	w	internal IO buffer states				
11dt10	buffer_n	umber_n2	2_buffer	3h	rh	w	internal IO buffer states				
13dt12	buffer_n	umber_us	er_buffer	0h	rh	w	internal IO buffer states				
14dt14	<reserve< td=""><td>d&gt;</td><td></td><td>0h</td><td>r</td><td></td><td>-</td><td></td><td></td><td></td></reserve<>	d>		0h	r		-				
15dt15	EXT_BUF_Mode 0h r w Shall always be set to 0b0										
31dt16	Mapping 000			0000h	r	w	internal IO buffer mapping of the Evaluation Kit ERTE		ROFINE	ET stack	

Registe	r:	CR_State	_18			·		Address:	144h	- ·	
Bits:		31dt0		Reset val	ue:		00000FD2h	Attributes:	r(h)	(w)	
Descrip	otion:		CR_State	e_18							
Bit	Identifie	r		Reset	Attr.		Function / Description				
1dt0	buffer_n	umber_da	2h	rh	W	internal IO buffer states					
3dt2	dt2 <reserved> 0h r -</reserved>					-					
5dt4	buffer_number_free_buffer 11			1h	rh	w	internal IO buffer states				
7dt6				3h	rh	w	internal IO buffer states				
9dt8	buf- fer_num	ber_next_l	buffer	3h	rh	w	internal IO buffer states				
11dt10	buffer_n	umber_n2	buffer	3h	rh	w	internal IO buffer states				
13dt12	buffer_n	umber_us	er_buffer	0h	rh	w	internal IO buffer states				
14dt14	<reserve< td=""><td>d&gt;</td><td></td><td>0h</td><td>r</td><td></td><td>-</td><td></td><td></td><td></td></reserve<>	d>		0h	r		-				
15dt15	EXT_BU	JF_Mode		0h	r	W	Shall always be set to 0b0				
31dt16	Mapping	5		0000h	r	w	internal IO buffer mapping of the Evaluation Kit ERTI		e PROFINE	T stack	

Registe	er:	CR_State	_19				Address:	148h	
Bits:		31dt0	B1dt0 Reset value:			00000FD2h	Attributes:	r(h)	(w)
Descrip	ption:		CR_State	e_19					
Bit Identifier			Reset	Attr.	Function / Description				

1dt0	buffer_number_data_buffer	2h	rh	w	internal IO buffer states
3dt2	<reserved></reserved>	0h	r		-
5dt4	buffer_number_free_buffer	1h	rh	w	internal IO buffer states
7dt6	buffer_number_f2_buffer	3h	rh	w	internal IO buffer states
Odt9	buf- fer_number_next_buffer	3h	rh	w	internal IO buffer states
11dt10	buffer_number_n2_buffer	3h	rh	w	internal IO buffer states
13dt12	buffer_number_user_buffer	0h	rh	w	internal IO buffer states
14dt14	<reserved></reserved>	0h	r		-
15dt15	EXT_BUF_Mode	0h	r	W	Shall always be set to 0b0
31dt16	Mapping	0000h	r	w	internal IO buffer mapping (will be set by the PROFINET stack of the Evaluation Kit ERTEC 200P)

Registe	r:	CR_State	_20		·			Address:	14Ch		
Bits:		31dt0		Reset val	ue:		00000FD2h	Attributes:	r(h)	(w)	
Descrip	otion:		CR_State	e_20							
Bit	Identifier	r		Reset	Attr.		Function / Description				
1dt0	buffer_number_data_buf			2h	rh	w	internal IO buffer states				
3dt2	<reserved></reserved>			0h	r		-				
5dt4	buffer_number_free_buff			1h	rh	w	internal IO buffer states				
7dt6	buffer_n	umber_f2	buffer	3h	rh	w	internal IO buffer states				
V1hQ	buf- fer_numl	ber next	buffer	3h	rh	w	internal IO buffer states				
11dt10	buffer_n	umber_n2	_buffer	3h	rh	w	internal IO buffer states				
13dt12	buffer_n	umber_us	er_buffer	0h	rh	w	internal IO buffer states				
14dt14	<reserve< td=""><td>d&gt;</td><td></td><td>0h</td><td>r</td><td></td><td>-</td><td></td><td></td><td></td></reserve<>	d>		0h	r		-				
15dt15	EXT_BU	JF_Mode		0h	r	W	Shall always be set to 0b0				
31dt16	Mapping 0000h				r	w	internal IO buffer mapping of the Evaluation Kit ERTE		OFINE	T stack	

Registe	r:	CR_State	_21	·	·	·		Address:	150h	·	
Bits:		31dt0		Reset val	ue:		00000FD2h	Attributes:	r(h)	(w)	
Descrip	otion:		CR_State	e_21							
Bit	Identifie	r		Reset	Attr.		Function / Description				
1dt0	buffer_n	umber_da	ta_buffer	2h	rh	W	internal IO buffer states				
3dt2	<reserve< td=""><td>d&gt;</td><td></td><td>0h</td><td>r</td><td colspan="4">-</td><td></td></reserve<>	d>		0h	r	-					
5dt4	buffer_number_free_buff			1h	rh	W	internal IO buffer states				
7dt6	buffer_n	umber_f2	_buffer	3h	rh	w	internal IO buffer states				
9dt8	buf- fer_num	ber next	buffer	3h	rh	w	internal IO buffer states				
11dt10	buffer_n	umber_n2	_buffer	3h	rh	w	internal IO buffer states				
13dt12	buffer_n	umber_us	er_buffer	0h	rh	w	internal IO buffer states				
14dt14	<pre></pre>										
15dt15	EXT_BU	JF_Mode		0h	r	W	Shall always be set to 0b0				
31dt16	t16Mapping0000hrwinternal IO buffer mapping (will be set by the PROFINE of the Evaluation Kit ERTEC 200P)						ET stack				

Register: CI

CR\_State\_22

Address:

Bits:	31dt0	Reset v	alue:		00000FD2h	Attributes:	r(h)	(w)
Descrip	otion:	CR_State_22						
Bit	Identifier	Reset	Attr.		Function / Description	1		
1dt0	buffer_number_dat	a_buffer2h	rh	w	internal IO buffer stat	tes		
3dt2	<reserved></reserved>	0h	r		-			
5dt4	buffer_number_free	e_buffer 1h	rh	w	internal IO buffer states			
7dt6	buffer_number_f2_	buffer 3h	rh	w	internal IO buffer states			
9dfX	buf- fer_number_next_b	ouffer <sup>3h</sup>	rh	w	internal IO buffer stat	tes		
11dt10	buffer_number_n2_	_buffer 3h	rh	w	internal IO buffer stat	tes		
13dt12	buffer_number_use	er_buffer0h	rh	w	internal IO buffer stat	tes		
14dt14	<reserved></reserved>	0h	r		-			
15dt15	EXT_BUF_Mode	0h	r	w	Shall always be set to	0b0		
31dt16	Mapping	r	w	internal IO buffer ma of the Evaluation Kit I	pping (will be set by the ERTEC 200P)	PROFIN	ET stack	

Registe	r:	CR_State	e_23		·	·		Address:	158h	·	
Bits:		31dt0		Reset val	ue:		00000FD2h	Attributes:	r(h)	(w)	
Descrip	otion:		CR_State	e_23							
Bit	Identifier	r		Reset	Attr.		Function / Description				
1dt0	buffer_n	umber_da	ita_buffer	2h	rh	w	internal IO buffer states				
3dt2	<reserve< td=""><td>d&gt;</td><td></td><td>0h</td><td>r</td><td></td><td>-</td><td colspan="4"></td></reserve<>	d>		0h	r		-				
5dt4	buffer_number_free_buffer			1h	rh	w	internal IO buffer states				
7dt6	buffer_n	umber_f2	_buffer	3h	rh	w	internal IO buffer states				
19dfx	buf- fer_numl	ber next	buffer	3h	rh	w	internal IO buffer states				
11dt10	buffer_n	umber_n2	2_buffer	3h	rh	w	internal IO buffer states				
13dt12	buffer_n	umber_us	er_buffer	0h	rh	w	internal IO buffer states				
14dt14	<reserve< td=""><td>d&gt;</td><td></td><td>0h</td><td>r</td><td></td><td>-</td><td></td><td></td><td></td></reserve<>	d>		0h	r		-				
15dt15	EXT_BU	JF_Mode		0h	r	w	Shall always be set to 0b0				
31dt16	Mapping	5		0000h	r w internal IO buffer mapping (will be set by the PROFINET s of the Evaluation Kit ERTEC 200P)					T stack	

Registe	r:	CR_State_24			·		Address:	15Ch	·
Bits:		31dt0	Reset va	alue:		00000FD2h	Attributes:	r(h)	(w)
Descrip	tion:	CR_	State_24						
Bit	Identifie	r	Reset	Attr.		Function / Description			
1dt0	buffer_n	umber_data_bi	uffer 2h	rh	w	internal IO buffer states			
3dt2	<reserve< td=""><td>d&gt;</td><td>0h</td><td>r</td><td></td><td>-</td><td></td><td></td><td></td></reserve<>	d>	0h	r		-			
5dt4	buffer_n	umber_free_bu	ıffer 1h	rh	w	internal IO buffer states			
7dt6	buffer_n	umber_f2_buff	fer 3h	rh	w	internal IO buffer states			
YdfX	buf- fer_num	ber_next_buffe	er 3h	rh	w	internal IO buffer states			
11dt10	buffer_n	umber_n2_buf	fer 3h	rh	w	internal IO buffer states			
13dt12	buffer_number_user_buffe		uffer 0h	rh	w	internal IO buffer states			
14dt14	<reserve< td=""><td>d&gt;</td><td>0h</td><td>r</td><td></td><td>-</td><td></td><td></td><td></td></reserve<>	d>	0h	r		-			
15dt15	EXT_BU	EXT_BUF_Mode		r	w	Shall always be set to 0b	0		

31dt16	Mapping	0000h	r	NA/	internal IO buffer mapping (will be set by the PROFINET stack of the Evaluation Kit ERTEC 200P)
--------	---------	-------	---	-----	---

Registe	r:	CR_State	_25		·	·		Address:	160h	
Bits:		31dt0		Reset val	ue:		00000FD2h	Attributes:	r(h)	(w)
Descrip	otion:		CR_State	e_25						
Bit	Identifier	r		Reset	Attr.		Function / Description			
1dt0	buffer_number_data_buffer2			2h	rh	w	internal IO buffer states			
3dt2	<reserve< td=""><td>0h</td><td>r</td><td></td><td>-</td><td></td><td></td><td></td></reserve<>	0h	r		-					
5dt4	buffer_number_free_buffer 11			1h	rh	w	internal IO buffer states			
7dt6	buffer_n	umber_f2	buffer	3h	rh	w	internal IO buffer states			
Udtx	buf- fer_numl	ber_next_	buffer	3h	rh	w	internal IO buffer states			
11dt10	buffer_n	umber_n2	_buffer	3h	rh	w	internal IO buffer states			
13dt12	buffer_n	umber_us	er_buffer	0h	rh	w	internal IO buffer states			
14dt14	<reserved> 0h</reserved>			0h	r		-			
15dt15	EXT_BU	JF_Mode		0h	r	w	Shall always be set to 0b0			
31dt16	Mapping 0000h			r	w	internal IO buffer mapping of the Evaluation Kit ERTI		e PROFINE	T stack	

Registe	r:	CR_State	26			-		Address:	164h	
Bits:		31dt0		Reset val	ue:		00000FD2h	Attributes:	r(h)	(w)
Descrip	otion:		CR_State	e_26						
Bit	Identifie	•		Reset	Attr.		Function / Description			
1dt0	buffer_n	umber_da	ta_buffer	2h	rh	w	internal IO buffer states			
3dt2	<reserve< td=""><td>d&gt;</td><td></td><td>0h</td><td>r</td><td></td><td>-</td><td></td><td></td><td></td></reserve<>	d>		0h	r		-			
5dt4	buffer_n	umber_fre	ee_buffer	1 h	rh	w	internal IO buffer states			
7dt6	buffer_n	umber_f2	_buffer	3h	rh	w	internal IO buffer states			
NUTX 1	buf- fer_numl	per_next_	buffer	3h	rh	w	internal IO buffer states			
11dt10	buffer_n	umber_n2	_buffer	3h	rh	w	internal IO buffer states			
13dt12	buffer_n	umber_us	er_buffer	0h	rh	w	internal IO buffer states			
14dt14	<reserve< td=""><td>d&gt;</td><td></td><td>0h</td><td>r</td><td></td><td>-</td><td></td><td></td><td></td></reserve<>	d>		0h	r		-			
15dt15	EXT_BU	JF_Mode		0h	r	w	Shall always be set to 0b0			
31dt16	Mapping			0000h	r	w	internal IO buffer mapping of the Evaluation Kit ERTI		PROFINE	T stack

Registe	r:	CR_State	_27					Address:	168h		
Bits:		31dt0		Reset va	lue:		00000FD2h	Attributes:	r(h) (w		
Description: CR_State_27											
Bit	Identifier	r		Reset	Attr.		Function / Description				
1dt0	buffer_n	umber_da	ta_buffer	2h	rh	w	internal IO buffer states	r states			
3dt2	<reserve< td=""><td>d&gt;</td><td></td><td>0h</td><td>r</td><td colspan="4">-</td></reserve<>	d>		0h	r	-					
5dt4	buffer_n	umber_fre	e_buffer	1h	rh	w	internal IO buffer states				
7dt6	buffer_n	umber_f2_	buffer	3h	rh	w	internal IO buffer states				
Udtx	buf- fer_numl	ber_next_l	buffer	3h	rh	w	internal IO buffer states				
11dt10	buffer_n	umber_n2	_buffer	3h	rh	w	internal IO buffer states				

13dt12	buffer_number_user_buffer	0h	rh	W	internal IO buffer states
14dt14	<reserved></reserved>	0h	r		-
15dt15	EXT_BUF_Mode	0h	r	W	Shall always be set to 0b0
31dt16	Mapping	0000h	r		internal IO buffer mapping (will be set by the PROFINET stack of the Evaluation Kit ERTEC 200P)

Registe	er:	Burst_Config			•		Address:	80Cł	1
Bits:		31dt0	Reset valu	ie:		00000101h	Attributes:	r	(w)
Descrip	otion:	Burs	t_Config						
Bit	Identifie	er	Reset	Attr.		Function / Description			
1dt0	BurstMo	ode_comAHB	1h	r	w	a single read at "01": all AHB r an INCR access the SC-bus "11": all AHB r	ported: ead burst access will	be accomp e supporte d as a sing NCR, INC	blished as d except le read at R4, ,
7dt2	<reserve< td=""><td>ed&gt;</td><td>000000h</td><td>r</td><td></td><td></td><td></td><td></td><td></td></reserve<>	ed>	000000h	r					
9dt8	BurstMo	ode_applAHB	1h	r	w	a single read at "01": all AHB r an INCR access the SC-bus "11": all AHB r	: ead burst access will	be accomp e supporte d as a sing NCR, INC	blished as d except le read at R4, ,
31dt10	<reserve< td=""><td>ed&gt;</td><td>000000h</td><td>r</td><td></td><td></td><td></td><td></td><td></td></reserve<>	ed>	000000h	r					

### 5.3.3 Host Interface

Base address for accesses in ERTEC 200P see Chapter 5.2.

### Address space:

Start_Addres					
S	End_Address	Modul/Mer	nory_Name	Interface	
0h	FCh	HOSTIF		<interface></interface>	
Module	Register/Memory	Read	Write	Address	XHIF_XCS_R Address
/HOSTIF					
	HOST_CONTROL	r	W	0h	
	IP_VERSION	r		40h	
	IP_DEVELOPMENT	r		44h	
	XHIF_CONTROL	rh	W	70h	
	XHIF_0_P0_RG	r	(w)	80h	Oh
	XHIF_0_P0_OF	r	(w)	84h	4h
	XHIF_0_P0_CFG	r	W	88h	8h
	XHIF_0_P1_RG	r	(w)	90h	10h
	XHIF_0_P1_OF	r	(w)	94h	14h
	XHIF_0_P1_CFG	r	w	98h	18h
	XHIF_0_P2_RG	r	(w)	A0h	20h
	XHIF_0_P2_OF	r	(w)	A4h	24h
	XHIF_0_P2_CFG	r	w	A8h	28h
	XHIF_0_P3_RG	r	(w)	B0h	30h
	XHIF_0_P3_OF	r	(w)	B4h	34h
	XHIF_0_P3_CFG	r	w	B8h	38h
	XHIF_0_VERSION	r		BCh	3Ch
	XHIF_1_P0_RG	r	(w)	C0h	40h
	XHIF_1_P0_OF	r	(w)	C4h	44h
	XHIF_1_P0_CFG	r	w	C8h	48h
	XHIF 1 P1 RG	r	(w)	D0h	50h
	XHIF_1_P1_OF	r	(w)	D4h	54h
	XHIF 1 P1 CFG	r	W	D8h	58h
	XHIF 1 P2 RG	r	(w)	E0h	60h
	XHIF 1 P2 OF	r	(w)	E4h	64h
	XHIF 1 P2 CFG	r	W	E8h	68h
	XHIF 1 P3 RG	r	(w)	F0h	70h
	XHIF 1 P3 OF	r	(w)	F4h	74h
	XHIF 1 P3 CFG	r	W	F8h	78h
	XHIF 1 VERSION	r		FCh	7Ch

# **Registerbeschreibung:**

A '0' is read from Software for each not specified Bit in the registers.

### Module: /HOSTIF

Reg	gister:	HOST_CONTROL	Address:	0h

Bits:		0dt0		Reset value:			0h	Attributes:	r	W
Descrip	otion:		Selection	Selection of the serial or parallel pa			th			
Bit	Identifier Reset Attr.		Attr.		Function / Description					
0	CONNECT_MODE 01		0h	r	w	0 =parallel connection (XH)	F)			

Registe	er:	IP_VERS	ION	<u>.</u>				Address:	40h	
Bits:		31dt0		Reset value:			100h	Attributes:	r	
Descrip	iption: Metal-fix register for IP Version				sion					
Bit	Identifier			Reset	Attr.		Function / Description			
7dt0	DEBUG_	VERSION	1	00h	r		IP Debug Version			
15dt8	VERSION	ZERSION 01h r			IP Version					
31dt16	16 IP_CONFIGURATION 0000h r		r		IP Configuration					

Registe	er:	IP_DEVE	LOPMEN	T				Address:	44h	
Bits:	31dt0 Reset value:						0h	Attributes:	r	
Description: Metal-fix register for IP Develop						elopm	ent			
Bit	Identifier			Reset	Attr.		Function / Description			
31dt0 LABEL_STRUCTURE		00000000 h	r		Design Label					

30	APB_RD_WR	0h	r		'0': RD access '1': WR access
31	ERROR_LOCK	Oh	r	w	Is set by the HW to '1' when an erroneous APB access is recognized. This blocks further HW entries. The SW has to reset the bit to '0' to enable new entries.

Registe	er:	XHIF_CC	NTROL		·			Address:	70h			
Bits:		3dt0		Reset val	ue:		0h	Attributes:	rh	w		
Descrij	ption:	adopted from there										
Bit	Identifier											
0	XHIF_AG	CC_MODE	3	0h	rh	w	XHIF Handshake protocol:	Handshake protocol: 0 =Intel Mode, 1 =Motoro				
1	XHIF_PC	DL_RDY		0h	rh	w	0': XHIF_XRDY is low_ac ''1': XHIF_XRDY is high					
3dt2	XHIF_CF	PU_WIDTI	H	Oh	rh		Data bus width: 00 =8b *, 01 =16b, 10 =32b, 11 =32b * 00 =8b is, however, not	supported by the	e XHIF inte	rface!		

Registe	er:	XHIF_0_	P0_RG		Address:	80h				
Bits:		31dt0		Reset value:			0h	Attributes:	r	(w)
Description: Range value of the page #0										
Bit	Identifier			Reset	Attr.		Function / Description			
7dt0	t0 XHIF_0_P0_RG_ROSL2 00h			00h	r		Read only value = $0$			
21dt8	XHIF_0_P0_RG_RW 0000h r w			w	Read/Write part of the Range register					

31dt22 XHIF_0_P0_RG_ROSL1 0	000h r		Read only value = 0
-----------------------------	--------	--	---------------------

Registe	er:	XHIF_0_	P0_OF					Address:	84ł	ı
Bits:		31dt0		Reset value	e:		0h	Attributes:	r	(w)
Descrip	otion:		Offset val	ue of the pa	age #0					
Bit	Identifier		Reset Attr.				Function / Description			
7dt0	XHIF_0_	P0_OF_R	0	00h	r		Read only value = 0			
31dt8	XHIF_0_	P0_OF_R	0_OF_RW 000000h r w			W	Read/Write value of the or	ffset register		

Registe	er:	XHIF_0_	P0_CFG					Address:	88h	
Bits:		0dt0					0h	Attributes:	r	W
Descrip	otion:		Configura	ation of the	bufferir	ng mod	e for page #0			
Bit	Identifier			Reset	Attr.		Function / Description			
0	XHIF_0_P0_CFG_BUFMO     0h     r       W     D     W		w	16bit access mode of page	#0					

Registe	r:	XHIF_0_	P1_RG					Address:	90h	
Bits:		31dt0		Reset value	e:		0h	Attributes:	r	(w)
Descrip	otion:		Range val	ue of the pa	age #1					
Bit	Identifier			Reset	Attr.		Function / Description			
7dt0	XHIF_0_	P1_RG_R	OSL2	00h	r		Read only value = 0			
21dt8	XHIF_0_	P1_RG_R	W	0000h	r	w	Read/Write part of the Ran	ge register		
31dt22	XHIF_0_	P1_RG_ROSL1 000h r				Read only value = $0$				

Registe	er:	XHIF_0_	P1_OF					Address:	94h	
Bits:		31dt0		Reset value	e:		0h	Attributes:	r	(w)
Descrip	otion:		Offset val	ue of the pa	ige #1					
Bit	Identifier		Reset Attr.			Function / Description				
7dt0	XHIF_0_	P1_OF_R	С	00h	r		Read only value = $0$			
31dt8	XHIF_0_	P1_OF_R	 I_OF_RW 000000h r v		w	Read/Write value of the of	fset register			

Registe	er:	XHIF_0_1	P1_CFG					Address:	98h	
Bits:		0dt0		Reset value	:		0h	Attributes:	r	w
Descrip	otion:		Configura	tion of the l	bufferin	ng mod	e for page #1			
Bit	Identifier			Reset Attr. Function / Description						
0	XHIF_0_P1_CFG_BUFMO D 0h r w					w	16bit access mode of page	#1		

Registe	er:	XHIF_0_	P2_RG		•			Address:	A0h	
Bits:		31dt0		Reset value:			0h	Attributes:	r	(w)
Descrip	otion:		Range val	lue of the p	age #2					
Bit	Identifier			Reset	Attr.		Function / Description			
7dt0	XHIF_0_	P2_RG_R	OSL2	00h	r		Read only value = $0$			
21dt8	XHIF_0_	P2_RG_R	W	0000h r w			Read/Write part of the Ran	ige register		
31dt22	XHIF_0_	P2_RG_R	OSL1 000h r				Read only value = 0			

Registe	er:	XHIF_0_	P2_OF					Address:	A4h	
Bits:		31dt0		Reset value:			0h	Attributes:	r	(w)
Descrip	otion:		Offset val	ue of the pa	age #2					
Bit	Identifier		Reset Attr.				Function / Description			
7dt0	XHIF_0_	P2_OF_R	С	00h	r		Read only value = $0$			
31dt8	XHIF_0_	P2_OF_R	 OF_RW 000000		r	w	Read/Write value of the of	fset register		

Regist	er:	XHIF_0_	P2_CFG					Address:	A8h	·
Bits:		0dt0		Reset value	e:		0h	Attributes:	r	w
Descri	escription: Configuration of the but						e for page #2			
Bit	Identifier			Reset	Attr.		Function / Description			
0	XHIF_0_P2_CFG_BUFMO D		BUFMO	Oh	r	w	16bit access mode of page	#2		

Registe	r:	XHIF_0_	P3_RG					Address:	B0h	
Bits:		31dt0		Reset value:			Oh	Attributes:	r	(w)
Descrip	otion:		Range val	ue of the pa	age #3					
Bit	Identifier			Reset	Attr.		Function / Description			
7dt0	XHIF_0_	P3_RG_R	OSL2	00h	r		Read only value = $0$			
21dt8	XHIF_0_	P3_RG_R	V3_RG_RW 0000h r w		w	Read/Write part of the Ran	ge register			
31dt22	XHIF_0_	P3_RG_ROSL1 000h r				Read only value = $0$				

Registe	er:	XHIF_0_	P3_OF				· · · · ·	Address:	B4h	•
Bits:		31dt0		Reset value	e:		0h	Attributes:	r	(w)
Descrip	otion:		Offset val	ue of the pa	age #3					
Bit	Identifier		Reset Attr.				Function / Description			
7dt0	XHIF_0_	P3_OF_R	С	00h	r		Read only value = 0			
31dt8	XHIF_0_	P3_OF_R	3_OF_RW 000000h r		w	Read/Write value of the of	fset register			

Registe	er:	XHIF_0_	P3_CFG		,			Address:	B8h	
Bits:		0dt0		Reset value	:		0h	Attributes:	r	w
Descrip	tion: Configuration of the buffering m						e for page #3			
Bit	Identifier		Reset				Function / Description			
0	IdentifierResetAttr.XHIF_0_P3_CFG_BUFMO D0hrw				w	16bit access mode of page	#3			

Register:	XHIF_0_VERSION	J		Address:	BCh	
Bits:	31dt0	Reset value:	04000804h	Attributes:	r	
Description:	Metal-fix	register for XHIF Version	n			

Registe	er:	XHIF_1_	P0_RG					Address:	C0h	
Bits:		31dt0		Reset value	set value: 0ł		0h	Attributes:	r	(w)
Descrip	otion:		Range val	lue of the pa	nge #0					
Bit	Identifier		Reset Attr.			Function / Description				
7dt0	XHIF_1_	P0_RG_R	RG_ROSL2 00h I		r		Read only value = $0$			
21dt8	XHIF_1_	P0_RG_R	 D_RG_RW 0000h r w		w	Read/Write part of the Range register				

31dt22 XHIF_1_P0_RG_ROSL1	000h	r	Read only value	e = 0
---------------------------	------	---	-----------------	-------

Registe	er:	XHIF_1_	P0_OF					Address:	C4h	
Bits:		31dt0		Reset value	e:		0h	Attributes:	r	(w)
Descrip	otion:		Offset val	ue of the pa	age #0					
Bit	Identifier		Reset Attr.				Function / Description			
7dt0	XHIF_1_	P0_OF_R					Read only value $= 0$			
31dt8	XHIF_1_	P0_OF_R	_OF_RW 000000h r w			w	Read/Write value of the of	fset register		

Registe	er:	XHIF_1_	P0_CFG					Address:	C8h	
Bits:		0dt0		Reset value	e:		0h	Attributes:	r	W
Descrip	otion:		Configura	ation of the	bufferir	ng mod	e for page #0			
Bit	Identifier			Reset	Attr.		Function / Description			
0	XHIF_1_ D	P0_CFG_1	BUFMO	0h	r	w	16bit access mode of page	#0		

Registe	er:	XHIF_1_	P1_RG					Address:	D0h	
Bits:		31dt0		Reset valu	e:		0h	Attributes:	r	(w)
Descrip	otion:		Range val	lue of the p	age #1					
Bit	Identifier			Reset	Attr.		Function / Description			
7dt0	XHIF_1_	P1_RG_R	OSL2	00h	r		Read only value = $0$			
21dt8	XHIF_1_	P1_RG_R	W	0000h r w			Read/Write part of the Rar	nge register		
31dt22	XHIF_1_	P1_RG_R	OSL1	L1 000h r			Read only value = 0			

Registe	er:	XHIF_1_	P1_OF					Address:	D4h	
Bits:		31dt0		Reset value	et value: 0h		0h	Attributes:	r	(w)
Descrip	otion:		Offset val	ue of the pa	ige #1					
Bit	Identifier					Function / Description				
7dt0	XHIF_1_	P1_OF_R	DF_RO 00h r			Read only value = $0$				
31dt8	XHIF_1_	P1_OF_R	OF_RW 000000h r w		Read/Write value of the of	fset register				

Registe	er:	XHIF_1_	P1_CFG					Address:	D8h	
Bits:		0dt0		Reset value	e:		0h	Attributes:	r	W
Descri	ption:		Configura	ation of the	bufferin	ng mod	e for page #1			
Bit	Identifier		Reset Attr.				Function / Description			
0	XHIF_1_ D	F_1_P1_CFG_BUFMO 0h r w				w	16bit access mode of page	#1		

Registe	er:	XHIF_1_	P2_RG	-				Address:	E0h	
Bits:		31dt0		Reset valu	e:		0h	Attributes:	r	(w)
Descrip	otion:		Range val	ue of the p	age #2					
Bit	Identifier			Reset	Attr.		Function / Description			
7dt0	XHIF_1_	P2_RG_R	OSL2	00h	r		Read only value = $0$			
21dt8	XHIF_1_	P2_RG_R	W	0000h	r	w	Read/Write part of the Ran	ige register		
31dt22	XHIF_1_	P2_RG_R	OSL1	000h	00h r 1		Read only value = 0			

Registe	er:	XHIF_1_	P2_OF					Address:	E4h	
Bits:		31dt0		Reset value	e:		0h	Attributes:	r	(w)
Descrip	otion:		Offset val	ue of the pa	age #2					
Bit	Identifier			Reset	Attr.		Function / Description			
7dt0	XHIF_1_	P2_OF_R	С	00h	r		Read only value = $0$			
31dt8	XHIF_1_	P2_OF_R	OF_RW 000000h r w			w	Read/Write value of the of	fset register		

Regist	er:	XHIF_1_	P2_CFG	<u>.</u>				Address:	E8h	
Bits:		0dt0		Reset value	e:		0h	Attributes:	r	w
Descri	ption:		Configura	ation of the	bufferir	ng mod	e for page #2			
Bit	Identifier			Reset	Attr.		Function / Description			
0	XHIF_1_P2_CFG_BUFMO D 0h r w			w	16bit access mode of page	#2				

Registe	r:	XHIF_1_	P3_RG					Address:	F0h	
Bits:		31dt0		Reset value	e:		0h	Attributes:	r	(w)
Descrip	otion:		Range val	ue of the pa	age #3					
Bit	Identifier			Reset	Attr.		Function / Description			
7dt0	XHIF_1_	P3_RG_R	OSL2	00h	r		Read only value = $0$			
21dt8	XHIF_1_	P3_RG_R	W	0000h r w			Read/Write part of the Ran	ge register		
31dt22	XHIF_1_	P3_RG_R	OSL1	000h r			Read only value = 0			

Registe	er:	XHIF_1_P3_OF					Address:	F4h		
Bits:		31dt0		Reset value:			0h	Attributes:	r	(w)
Description: Offset value of the page #3										
Bit	Identifier		Reset	Attr.		Function / Description				
7dt0	XHIF_1_P3_OF_RO			00h	r		Read only value = $0$			
31dt8	XHIF_1_	XHIF_1_P3_OF_RW			r	w	Read/Write value of the of	fset register		

Registe	er:	XHIF_1_P3_CFG						Address:	F8h	
Bits:		0dt0		0 Reset value:			0h	Attributes:	r	w
Description: Configuration of the buffering mode for page #3										
Bit	t Identifier			Reset	Attr.		Function / Description			
0 XHIF_1_P3_CFG_BUFMO D			0h	r	w	16bit access mode of page	#3			

Register:	XHIF_1_V	<b>ERSION</b>		Address:	FCh		
Bits:	31dt0		Reset value:	04000804h	Attributes:	r	
Description: Metal-			register for XHIF Version	1			

# 5.3.4 Interrupt Controller Unit ARM-ICU

Base address see Chapter 5.2.

### Address space:

Start_Address	End_Address	Module/N	lemory_Name	Interface
4000h	4AFFFh	icu_ertec_	addr_dec_top	AHB
4000h	7FFFh	icu96_inst		AHB
8000h	BFFFh	icu8_inst		AHB
48000h	4AFFFh	icu_genera	al_registers_inst	AHB
Module	Register/Memory	Read	Write	Address
/icu_ertec_addr	_dec_top/icu96_inst			
	ID_REGISTER	r		4000h
	IRVEC	rh		4004h
	ACK	rht		4008h
	IRCLVEC		wt	400Ch
	MASKALL	r	W	4010h
	EOI		t	4014h
	UNLOCK RD ONLY ACK	r	w	4018h
	MASK ALL INPUT EN	r	w	401Ch
	LOCKREG	r	w	4020h
	MASKREG0	r	w	5000h
	MASKREG1	r	W	5004h
	MASKREG2	r	w	5008h
	IRR0	rh		5100h
	IRR1	rh		5104h
	IRR2	rh		5108h
	ISR0	rh		5200h
	ISR1	rh		5204h
	ISR2	rh		5208h
	TRIGREG0	r	W	5300h
	TRIGREG1	r	W	5304h
	TRIGREG2	r	W	5308h
	EDGEREG0	r	W	5400h
	EDGEREG1	r	W	5404h
	EDGEREG2	r	W	5408h
	SWIRREG0	rh	w	5500h
	SWIRREG1	rh	w	5504h
	SWIRREG2	rh	w	5508h
	PRIOREG0	r	w	6000h
	PRIOREG1	r	w	6004h
	PRIOREG2	r	w	6008h
	PRIOREG3	r	w	600Ch
	PRIOREG4	r	w	6010h
	PRIOREG5	r	w	6014h
	PRIOREG6	r	w	6018h
	PRIOREG7	r	w	6010h
	PRIOREG8	r	w	6020h
	PRIOREG9	r	w	6024h
	PRIOREG10	r	W	6024h

PRIOREG11	r	w	602Ch
PRIOREG12	r	W	6030h
 PRIOREG13	r	W	6034h
 PRIOREG14	r	W	6038h
PRIOREG15	r	W	603Ch
PRIOREG16	r	w	6040h
PRIOREG17	r	W	6044h
PRIOREG18	r	w	6048h
PRIOREG19	r	w	604Ch
PRIOREG20	r	W	6050h
PRIOREG21	r	W	6054h
PRIOREG22	r	W	6058h
PRIOREG23	r	W	605Ch
PRIOREG24	r	W	6060h
PRIOREG25	r	w	6064h
PRIOREG26	r	W	6068h
PRIOREG27	r	W	606Ch
PRIOREG28	r	W	6070h
PRIOREG29	r	W	6074h
PRIOREG30	r	W	6078h
PRIOREG31	r	W	607Ch
PRIOREG32	r	W	6080h
PRIOREG33	r	W	6084h
PRIOREG34	r	W	6088h
PRIOREG35	r	W	608Ch
PRIOREG36	r	W	6090h
PRIOREG37	r	w	6090h
PRIOREG38	l		6094h
PRIOREG39	l	W	6098h
PRIOREG40	l	W	60A0h
PRIOREG41	r	W	60A0h
	I	W	
PRIOREG42	r	W	60A8h
PRIOREG43	r	W	60ACh
PRIOREG44	r	W	60B0h
PRIOREG45	r	W	60B4h
PRIOREG46	r	W	60B8h
PRIOREG47	r	W	60BCh
PRIOREG48	r	W	60C0h
PRIOREG49	r	W	60C4h
PRIOREG50	r	W	60C8h
PRIOREG51	r	W	60CCh
PRIOREG52	r	W	60D0h
PRIOREG53	r	W	60D4h
PRIOREG54	r	W	60D8h
PRIOREG55	r	W	60DCh
PRIOREG56	r	W	60E0h
PRIOREG57	r	W	60E4h
PRIOREG58	r	W	60E8h
PRIOREG59	r	W	60ECh
PRIOREG60	r	W	60F0h

PRIOREG62 PRIOREG63 PRIOREG64	r r	w	60F8h
	Г	W	
			60FCh
	r	W	6100h
PRIOREG65	r	W	6104h
PRIOREG66	r	W	6108h
	-		610Ch
	-		6110h
	r		6114h
	r	W	6118h
	r	W	611Ch
	r	W	6120h
	r	W	6124h
	r	w	6128h
	r	w	612Ch
	r	W	6130h
PRIOREG77	r	W	6134h
PRIOREG78	r	W	6138h
PRIOREG79	r	w	613Ch
PRIOREG80	r	w	6140h
PRIOREG81	r	w	6144h
PRIOREG82	r	w	6148h
PRIOREG83	r	w	614Ch
PRIOREG84	r	w	6150h
PRIOREG85	r	w	6154h
PRIOREG86	r	w	6158h
PRIOREG87	r	w	615Ch
PRIOREG88	r	w	6160h
PRIOREG89	r	w	6164h
PRIOREG90	r	w	6168h
	r		616Ch
	r		6170h
	-		6174h
			6178h
			617Ch
I MOREGIS	1	vv	01/CII
r dag tan/igu8 inst			
	r		8000h
			8000h 8004h
			8004h
	IIIt		8008h
	ſ		8010h
			8014h
			8018h
			801Ch
			8020h
	r	W	9000h
			9100h
			9200h
TRIGREG0	r	W	9300h
EDGEREG0	r	W	9400h 9500h
	PRIOREG78PRIOREG79PRIOREG80PRIOREG81PRIOREG81PRIOREG82PRIOREG83PRIOREG84PRIOREG85PRIOREG86PRIOREG87PRIOREG88PRIOREG89PRIOREG90PRIOREG91PRIOREG93PRIOREG93PRIOREG94PRIOREG95ID_REGISTERIRVECACKIRCLVECMASKALLEOIUNLOCK RD ONLY ACKMASKALL_INPUT_ENLOCKREGMASKREG0IRR0ISR0TRIGREG0	PRIOREG68rPRIOREG69rPRIOREG70rPRIOREG71rPRIOREG71rPRIOREG72rPRIOREG73rPRIOREG74rPRIOREG75rPRIOREG76rPRIOREG76rPRIOREG78rPRIOREG80rPRIOREG81rPRIOREG83rPRIOREG84rPRIOREG85rPRIOREG85rPRIOREG89rPRIOREG90rPRIOREG91rPRIOREG92rPRIOREG93rPRIOREG94rPRIOREG95rID_REGISTERrID_REGISTERrIRVECrhACKrhtIRCLVECIMASKALLMASKALLrEOIUNLOCK RD ONLY ACKMASKALLrEOIIUNLOCK RD ONLY ACKIRR0rhISR0rhTRIGREG0rEDGEREG0r	PRIOREG68rwPRIOREG69rwPRIOREG70rwPRIOREG71rwPRIOREG72rwPRIOREG73rwPRIOREG74rwPRIOREG75rwPRIOREG76rwPRIOREG77rwPRIOREG78rwPRIOREG79rwPRIOREG80rwPRIOREG81rwPRIOREG82rwPRIOREG83rwPRIOREG84rwPRIOREG85rwPRIOREG86rwPRIOREG89rwPRIOREG89rwPRIOREG91rwPRIOREG92rwPRIOREG94rwPRIOREG95rwPRIOREG95rwPRIOREG96rwPRIOREG95rwPRIOREG95rwPRIOREG95rwPRIOREG95rwMASKALLrwMASKALLrwMASKALLrwMASKREG0rwIR00rhiIR00rhiIR00rhiIR00rhiIR00rhiIR00rhiIR00rhiIR00rhiIR00rhiIR00<

	PRIOREG0	r	W	A000h
	PRIOREG1	r	w	A004h
	PRIOREG2	r	W	A008h
	PRIOREG3	r	W	A00Ch
	PRIOREG4	r	W	A010h
	PRIOREG5	r	w	A014h
	PRIOREG6	r	W	A018h
	PRIOREG7	r	W	A01Ch
lion antes	adde dag ton for governel as	ristons ins		
icu_eriec_	_addr_dec_top/icu_general_reg	gisters_ms		
teu_ertec_	_addr_dec_top/icu_general_reg	gisters_ms		
teu_ertec_	FIQ_SEL_0	r	W	48000h
		r r		48000h 48004h
t	FIQ_SEL_0	r		
t	FIQ_SEL_0 FIQ_SEL_1	r r r	W	48004h
t	FIQ_SEL_0 FIQ_SEL_1 FIQ_SEL_2	r r r	W W	48004h 48008h
t	FIQ_SEL_0 FIQ_SEL_1 FIQ_SEL_2 FIQ_SEL_3	r r r	W W W	48004h 48008h 4800Ch
	FIQ_SEL_0 FIQ_SEL_1 FIQ_SEL_2 FIQ_SEL_3 FIQ_SEL_4	r r r	W W W W	48004h 48008h 4800Ch 48010h
	FIQ_SEL_0         FIQ_SEL_1         FIQ_SEL_2         FIQ_SEL_3         FIQ_SEL_4         FIQ_SEL_5	r r r	W W W W W	48004h 48008h 4800Ch 48010h 48014h

# **Register description:**

A '0' is read from Software for each not specified Bit in the registers. The addressing is organized: WORD - wise

#### Module: /icu\_ertec\_addr\_dec\_top

Module: /icu\_ertec\_addr\_dec\_top/icu96\_inst

Register:	ID_REGIST	ΓER	Address:	4000h		
Bits:	15dt0	Reset value:	0006h	Attributes:	r	
Description:	Ver	sion number of the Interrup rsion number CU core IP	t Controller Unit			

Register:	IRVEC		Address: 4004h			
Bits:	6dt0	Reset value:	00h	Attributes:	rh	
Description:	Num For p Defa Impo	ending valid interrupt: bi alt vector: 0h	pending Interrupt Request nary code of the Interrupt num es the current pending Interrupt		ess on A	CK, the

Register:	ACK			Address:	4008h		
Bits:	6dt0	6dt0 Reset value: 00h			Attributes:	rht	
Bits: 6dt0 Description:		Acknov For val	ot Vector Register with vledge the highest prior lid request: binary code ise: Default vector 0h	ity pending interrup	reading the associ	ated interrupt	vector

Register: IRCLVEC Address:	400Ch
----------------------------	-------

Bits:	6dt0		Reset value:	00h	Attributes:	wt
Description:		Direct c	<b>U</b> 1	equest in the Interrupt Request F er of the request to be cleared	Register	

Register:	MASKALL			Address:	4010h	
Bits:	0	Reset value:	1h	Attributes:	r	w
Description:	Global '0' = En (us '1' = G	Il interrupts lock of all IRQ interrupt nable all unmasked IRQ se the set mask bits) lobal lock of all IRQ interrupt ndependent of the interrupt	interrupt inputs errupt inputs			

Register:	EOI		· · ·	· · · · ·	Address:	4014h
Bits:	0		Reset value:	0h	Attributes:	t
Description:		Informs	interrupt (IRQ) the IRQ interrupt contr current request	oller about the completion of th	e interrupt service routin	e associated

Register:	UNLO	CK_RD	_ONLY_ACK		Address:	4018h	
Bits:	0		Reset value:	0h	Attributes:	r	W
Description:		via a wi 0: Read 1: Also	rite access to ACK only mechanism is acti	edge mechanism. By setting this we to acknowledge an Interrupt acknowledges the Interrupt Require accessible any more.	Request		-

Register:	MASK	_ALL_I	NPUT_EN	Address:	401Ch		
Bits:	0		Reset value:	0h	Attributes:	r	w
Description:		There is 0: Func	an input to the generic tion disabled, "mask_all	upt inputs using e.g. a DBGAC ICU to mask all interrupts. This " is not used puts are masked when "mask_al	s input is called "mask_a	.11".	

Registe	er:	LOCKF	OCKREG					Address:	4020h		
Bits:		31dt0		Reset v	eset value: 00		00000000h	Attributes:	r	W	
Description: Priority Lock Register Specification of a priority to lock interrupt requests with lower or equal priority											
Bit	Identifie	er		Reset	Attr.		Function / Description				
6dt0	D LOCK_PRIO 00h r w			W	Binary code of the locking priority						
31	LOCKE	REG_EN	IABLE	0h	r	w	0 = lock inactive / 1 = lock active				

Register:	MASKR	EG0		Address:	Address: 5000		
Bits:	31dt0	Reset value:	FFFFFFFh	Attributes:	r	W	
Description:	E 0 0	nterrupt Mask Register Enable/disable the interr 0 – 31 inputs of the inter 0' = Interrupt input enab 1' = Interrupt input disa	upt inputs rupt controller ıled				

Register:	MASKREG1		Address:	5004h		
Bits:	31dt0	Reset value:	FFFFFFFh	Attributes:	r	w

Description	Interrupt Mask Register Enable/disable the interrupt inputs
Description:	32 – 63 inputs of the interrupt controller
	0' = Interrupt input enabled
	'1' = Interrupt input disabled

Register:	MASKREG	2		Address:	5008h	
Bits:	31dt0	Reset value:	FFFFFFFh	Attributes:	r	w
Description:	Ena 64 - 0' =	rrupt Mask Register ble/disable the interrupt inp - 95 inputs of the interrupt of - Interrupt input enabled = Interrupt input disabled				

Register:	IRR0			Address:	5100h	
Bits:	31dt0	Reset value:	00000000h	Attributes:	rh	
Description:	F1a 0 - '0'	quest Register ag for the Interrupt Req - 31 inputs of the interrupt = No request = Request has occurred		n positive edge		

Register:	IRR1				Address:	5104h	
Bits:	31dt0	Reset value:	00000000	1	Attributes:	rh	
Description:		Request Register Flag for the Interrup 32 – 63 inputs of the '0' = No request '1' = Request has oc	1	result of a positive edg	ge		

Register:	IRR2				Address:	5108h	
Bits:	31dt0	t0 Reset value: 00000000h		00000000h	Attributes:	rh	
Description:	1 6 ''	Flag for 54 – 95 0' = No	Register the Interrupt Request d inputs of the interrupt c request equest has occurred	etected as result of a positive ed ontroller	lge		

Register:	ISR0			Address:	5200h	
Bits:	31dt0	Reset value:	00000000h	Attributes:	rh	
Description:	Fla 0 - '0'	Service Register ag for Interrupt Reques - 31 inputs of the interr = Interrupt Request no = Interrupt Request ha	upt controller ot acknowledged			

Register:	ISR1			Address:	5204h	
Bits:	31dt0	Reset value:	00000000h	Attributes:	rh	
Description:	Flag 32 '0' =	- 63 inputs of the inter = Interrupt Request no	1			

Register: ISR2 Address: 5208h
-------------------------------

Bits:			Reset value:	00000000h	Attributes:	rh	
Description:		Flag for 64 – 95 '0' = In	ice Register Interrupt Request acknown inputs of the interrupt c terrupt Request not acknown terrupt Request has beer	ontroller nowledged			

Register:	TRIGREG0			Address:	5300h	
Bits:	31dt0 Reset value:		00000000h	Attributes:	r	W
Description:	Selec Inter 0 = 1	ger Select Register et the interrupt detection rrupt inputs $0 - 31$ Interrupt detection using Interrupt detection using	g edge			

Register:	TRIGR	EG1	· · · ·		Address:	5304h	
Bits:	31dt0		Reset value:	00000000h	Attributes:	r	w
Description:		Select the Interrupt $0 = Interrupt $	Select Register he interrupt detection pt inputs 32 – 63 errupt detection using ec errupt detection using le	0			

Register:	TRIGREG	2	Address:	5308h	_	
Bits:	31dt0	Reset value:	00000000h	Attributes:	r	W
Description:	Sel Int 0 =	gger Select Register ect the interrupt detecti errupt inputs 64 – 95 = Interrupt detection usi = Interrupt detection usi	ng edge			

Register:	EDGEREG0	EDGEREG0 Address: 5400h						
Bits:	31dt0	Reset value:	r	w				
Description:	Select (only Inter $0 = 1$	Select Register et the edge for the inter- when edge detection rupt inputs $0 - 31$ interrupt detection for interrupt detection for	has been set for the asso positive edge	ciated input)				

Register:	EDGEREG1	GEREG1 Address: 5404h						
Bits:	31dt0	Reset value: 0000000h Attributes:						
Description:	Select ti (only w Interru 0 = Inter	elect Register he edge for the interrupt hen edge detection has l pt inputs 32 – 63 errupt detection for posi errupt detection for nega	been set for the associated input	)				

Register:	EDGEREC	52		Address:	5408	h
Bits:	31dt0	Reset value:	00000000h	Attributes:	r	W
Description:	Sel (or	ge Select Register ect the edge for the int ily when edge detection terrupt inputs 64 – 95	errupt detection 1 has been set for the asso	ciated input)		

0 = Interrupt detection for positive edge
1 = Interrupt detection for negative edge

Register:	SWIRRE	G0			Address:	5	5500h	
Bits:	31dt0		Reset value:	00000000h	Attributes:	r	'n	w
Description:	S I	pecific nterruț = No	e Interrupt Register eation of interrupt req of inputs $0-31$ interrupt request interrupt request	uests				

Register:	SWIRREC	51	Address:	5504h		
Bits:	31dt0	Reset value:	00000000h	Attributes:	rh	W
Description:	Sp In 0	ftware Interrupt Regist recification of interrupt terrupt inputs 32 – 63 = No interrupt request = Set interrupt request	requests			

Register:	SWIRREG	52	Address:	ress: 5508h		
Bits:	31dt0	Reset value:	00000000h	Attributes:	rh	W
Description:	Spe Int 0 =	ftware Interrupt Registe ecification of interrupt terrupt inputs 64 – 95 = No interrupt request = Set interrupt request				

Register:	PRIOR	EG0		Address:	6000h		
Bits:	6dt0		Reset value:	5Fh	Attributes:	r	w
Description:		Specific	Register eation of the priority of a code of the priority inp	an interrupt request at the associ ut	ated		

Register:	PRIOR	EG1		Address:	6004h		
Bits:	6dt0		Reset value:	5Fh	Attributes:	r	W
Description:		Specific	Register eation of the priority of a code of the priority inp	an interrupt request at the associ ut	ated		

Register:	PRIORE	EG2		Address:	6008h		
Bits:	6dt0		Reset value:	5Fh	Attributes:	r	w
Description:	S	Specific	Register ation of the priority of a code of the priority input	an interrupt request at the associ ut	ated		

Register:	PRIOREG3	3	Address:	Address: 600Ch		
Bits:	6dt0	Reset value:	5Fh	Attributes:	r	w
Description:	Spe	ority Register ecification of the priority nary code of the priority		t at the associated		

Register:	PRIOREG4		Address:	6010h		
Bits:	6dt0	Reset value:	5Fh	Attributes:	r	W

Description:	Priority Register Specification of the priority of an interrupt request at the associated
Description.	Binary code of the priority input

Register:	PRIOREG	5		Address:	6014h		
Bits:	6dt0		Reset value:	5Fh	Attributes:	r	w
Description:	Sp	ecifica	Register ation of the priority of a code of the priority inpu	an interrupt request at the assoc ut	iated		

Register:	PRIOR	EG6	· · · ·	Address:	6018h		
Bits:	6dt0		Reset value:	5Fh	Attributes:	r	W
Description:		Specific	Register cation of the priority of code of the priority inp	an interrupt request at the associ ut	ated		

Register:	PRIOR	EG7		Address:	601Ch		
Bits:	6dt0		Reset value:	5Fh	Attributes:	r	w
Description:		Specific	Register eation of the priority of code of the priority inp	an interrupt request at the assoc ut	iated		

Register:	PRIOR	EG8		Address:	6020h		
Bits:	6dt0		Reset value:	5Fh	Attributes:	r	W
Description:		Specific	Register cation of the priority of a code of the priority inp	an interrupt request at the associ ut	ated		

Register:	PRIOR	EG9			Address:	6024h		
Bits:	6dt0		Reset value:	5Fh	Attributes:	r	w	
Description:		Specific	Register eation of the priority of code of the priority inp	an interrupt request at the associ ut	ated			

Register:	PRIOR	EG10			Address:	6028h	
Bits:	6dt0 Reset valu		Reset value:	5Fh	Attributes:	r	w
Description:		Specific	Register eation of the priority of a code of the priority inp	an interrupt request at the associ ut	ated		

Register:	PRIOR	EG11			Address:	602Ch	
Bits:	6dt0		Reset value:	5Fh	Attributes:	r	w
Description:		Specific	Register cation of the priority of a code of the priority inp	an interrupt request at the associ	ated		

Register:	PRIOR	EG12		Address:	6030h		
Bits:	6dt0		Reset value:	5Fh	Attributes:	r	w
Description:		Specific	Register cation of the priority of a code of the priority input	an interrupt request at the assoc ut	iated		

Register: PRIOREG13 Address: 6034h
------------------------------------

Bits:	6dt0		Reset value:	5Fh		Attributes:	r	w
Description:		Specific	Register cation of the priority o code of the priority in		st at the associ	ated		

Register:	PRIOR	EG14			Address:	6038h	
Bits:	6dt0		Reset value:	5Fh	Attributes:	r	W
Description:		Specific	Register cation of the priority of a code of the priority inp	an interrupt request at the associ ut	ated		

Register:	PRIOR	EG15			Address:	603Ch	
Bits:	6dt0		Reset value:	5Fh	Attributes:	r	w
Description:		Specific	Register cation of the priority of code of the priority inp	an interrupt request at the associ ut	ated		

Register:	PRIOR	EG16		Address:	6040h		
Bits:	6dt0 Rese		Reset value:	5Fh	Attributes:	r	w
Description:		Specific	Register cation of the priority of a code of the priority input	an interrupt request at the associ ut	ated		

Register:	PRIOR	EG17	· · ·		Address:	6044h		
Bits:	6dt0		Reset value:	5Fh	Attributes:	r	W	
Description:		Specific	Register cation of the priority of a code of the priority inp	an interrupt request at the associ ut	ated			

Register:	PRIOR	EG18		Address:	6048h		
Bits:	6dt0		Reset value:	5Fh	Attributes:	r	w
Description:		Specific	Register eation of the priority of a code of the priority inp	an interrupt request at the associ ut	iated		

Register:	PRIOR	EG19			Address:	604Ch	
Bits:	6dt0		Reset value:	5Fh	Attributes:	r	w
Description:		Specific	Register eation of the priority of a code of the priority inp	an interrupt request at the associ ut	ated		

Register:	PRIORE	IOREG20 Address:					
Bits:	6dt0		Reset value:	5Fh	Attributes:	r	w
Description:	S	Specific	Register ation of the priority of a code of the priority input	an interrupt request at the associ ut	ated		

Register:	PRIOREG21	IOREG21 Address: 6054h					
Bits:	6dt0	Reset value:	5Fh	Attributes:	r	W	
Description:	Specific	Register cation of the priority of code of the priority inp	an interrupt request at the associ ut	ated			

Register:	PRIOR	EG22			Address:	6058h	
Bits:	6dt0		Reset value:	5Fh	Attributes:	r	w
Description:		Specific	Register cation of the priority of code of the priority inp	an interrupt request at the assoc ut	iated		

Register:	PRIOR	EG23	· · ·	• • • •	Address:	605Ch	
Bits:	6dt0		Reset value:	5Fh	Attributes:	r	w
Description:		Specific	Register cation of the priority of a code of the priority input	an interrupt request at the associ ut	ated		

Register:	PRIOR	EG24			Address:	6060h	
Bits:	6dt0		Reset value:	5Fh	Attributes:	r	w
Description:		Specific	Register cation of the priority of a code of the priority inp	an interrupt request at the associ ut	ated		

Register:	PRIOR	EG25			Address:	6064h	
Bits:	6dt0		Reset value:	5Fh	Attributes:	r	W
Description:		Specific	Register cation of the priority of a code of the priority input	an interrupt request at the associ ut	ated		

Register:	PRIOR	EG26			Address:	6068h	
Bits:	6dt0		Reset value:	5Fh	Attributes:	r	w
Description:		Specific	Register cation of the priority of code of the priority inp	an interrupt request at the assoc ut	ziated		

Register:	PRIORE	EG27			Address:	606Ch	
Bits:	6dt0		Reset value:	5Fh	Attributes:	r	w
Description:		Specific	Register eation of the priority of a code of the priority input	an interrupt request at the assoc ut	iated		

Register:	PRIOR	EG28			Address:	6070h	
Bits:	6dt0		Reset value:	5Fh	Attributes:	r	W
Description:		Specific	Register eation of the priority of a code of the priority inp	an interrupt request at the associ ut	iated		

Register:	PRIOR	EG29	· · ·		Address:	6074h	
Bits:	6dt0		Reset value:	5Fh	Attributes:	r	W
Description:		Specific	Register eation of the priority of a code of the priority input	an interrupt request at the assoc ut	iated		

Register:	PRIOR	EG30		Address:	6078h		
Bits:	6dt0		Reset value:	5Fh	Attributes:	r	W
Description: Priority Register Specification of the priority of an interrupt request at the associated							

Binary code of the priority input

Register:	PRIOR	EG31		Address:	607Ch		
Bits:	6dt0		Reset value:	5Fh	Attributes:	r	W
Description:		Specific	Register eation of the priority of code of the priority inp	an interrupt request at the assoc ut	iated		

Register:	PRIOREG32	RIOREG32			6080h	
Bits:	6dt0	Reset value:	5Fh	Attributes:	r	w
Description:	Spec	ity Register fication of the priority ry code of the priority		nest at the associated		

Register:	PRIOR	EG33		Address:	6084h		
Bits:	6dt0		Reset value:	5Fh	Attributes:	r	W
Description:		Specific	Register eation of the priority of a code of the priority inp	an interrupt request at the assoc ut	iated		

Register:	PRIOR	EG34		Address:	6088h		
Bits:	6dt0		Reset value:	5Fh	Attributes:	r	W
Description:		Specific	Register cation of the priority of a code of the priority inp	an interrupt request at the associ ut	ated		

Register:	PRIOR	EG35		Address:	608Ch		
Bits:	6dt0		Reset value:	5Fh	Attributes:	r	W
Description:		Specific	Register eation of the priority of a code of the priority inp	an interrupt request at the associ ut	ated		

Register:	PRIOR	EG36		Address:	6090h		
Bits:	6dt0		Reset value:	5Fh	Attributes:	r	W
Description:		Specific	Register cation of the priority of a code of the priority inp	an interrupt request at the associ ut	ated		

Register:	PRIOR	RIOREG37			Address:	6094h	
Bits:	6dt0		Reset value:	5Fh	Attributes:	r	W
Description:		Specific	Register cation of the priority of a code of the priority inp	an interrupt request at the associ ut	ated		

Register:	PRIOR	EG38	· · ·	Address:	6098h		
Bits:	6dt0		Reset value:	5Fh	Attributes:	r	w
Description:		Specific	Register cation of the priority of code of the priority inp	an interrupt request at the assoc ut	iated		

Register:	PRIOREG39		Address:	609Ch		
Bits:	6dt0	Reset value:	5Fh	Attributes:	r	W

	Priority Register Specification of the priority of an interrupt request at the associated
Description.	Binary code of the priority input

Register:	PRIOR	EG40		Address:	60A0h		
Bits:	6dt0	6dt0 Reset value:		5Fh	Attributes:	r	w
Description:		Specific	Register eation of the priority of a code of the priority input	an interrupt request at the associ ut	ated		

Register:	PRIOR	EG41		Address:	60A4h		
Bits:	6dt0		Reset value:	5Fh	Attributes:	r	w
Description:		Specific	Register eation of the priority of a code of the priority inp	an interrupt request at the associ ut	ated		

Register:	PRIOR	EG42		Address:	60A8h		
Bits:	6dt0	6dt0 Reset value:		5Fh	Attributes:	r	W
Description:		Specific	Register ation of the priority of a code of the priority input	an interrupt request at the associ ut	ated		

Register:	PRIOR	EG43		Address:	60ACh		
Bits:	6dt0		Reset value:	5Fh	Attributes:	r	w
Description:		Specific	Register cation of the priority of a code of the priority inp	an interrupt request at the associ ut	ated		

Register:	PRIOR	EG44		Address:	60B0h		
Bits:	6dt0		Reset value:	5Fh	Attributes:	r	W
Description:		Specific	Register eation of the priority of a code of the priority input	an interrupt request at the associ ut	ated		

Register:	PRIORI	EG45		Address: 60B41			
Bits:	6dt0	tt0 Reset value:		5Fh	Attributes:	r	w
Description:		Specific	Register eation of the priority of a code of the priority input	an interrupt request at the associ ut	ated		

Register:	PRIOR	EG46		Address:	60B8h		
Bits:	6dt0		Reset value:	5Fh	Attributes:	r	W
Description:		Specific	Register eation of the priority of a code of the priority inp	an interrupt request at the associ ut	ated		

Register:	PRIOREG47		Address:	60BCh		
Bits:	6dt0	Reset value:	5Fh	Attributes:	r	w
Description:	Specifi	Register cation of the priority of a code of the priority input	an interrupt request at the associ ut	ated		

Re	gister:	PRIOREG48	Address:	60C0h

Bits:	6dt0		Reset value:	5Fh		Attributes:	r	w
Description:		Specific	Register cation of the priority o code of the priority in		st at the associ	ated		

Register:	PRIOR	EG49		Address:	60C4h		
Bits:	6dt0		Reset value:	5Fh	Attributes:	r	W
Description:		Specific	Register eation of the priority of a code of the priority input	an interrupt request at the associ ut	ated		

Register:	PRIOR	EG50		Address:	60C8h		
Bits:	6dt0		Reset value:	5Fh	Attributes:	r	w
Description:		Specific	Register eation of the priority of a code of the priority input	an interrupt request at the associ ut	ated		

Register:	PRIOR	EG51		Address:	60CCh		
Bits:	6dt0 R		Reset value:	5Fh	Attributes:	r	w
Description:		Specific	Register eation of the priority of a code of the priority input	an interrupt request at the associ ut	ated		

Register:	PRIOR	EG52	· · ·	Address:	60D0h		
Bits:	6dt0	6dt0 Reset value:		5Fh	Attributes:	r	w
Description:		Specific	Register cation of the priority of a code of the priority inp	an interrupt request at the associ ut	ated		

Register:	PRIOR	EG53		Address:	60D4h		
Bits:	6dt0		Reset value:	5Fh	Attributes:	r	w
Description:		Specific	Register eation of the priority of a code of the priority input	an interrupt request at the associ	ated		

Register:	PRIOR	EG54		Address:	60D8h		
Bits:	6dt0		Reset value:	5Fh	Attributes:	r	w
Description:		Specific	Register cation of the priority of a code of the priority inp	an interrupt request at the associ ut	ated		

Register:	PRIOREG5:	5	Address:	60DCh		
Bits:	6dt0	Reset value:	5Fh	Attributes:	r	W
Description:	Spec	rity Register ification of the priority of ary code of the priority inj	an interrupt request at the associout	ated		

Register:	PRIOREG56		Address:	60E0h		
Bits:	6dt0	Reset value:	5Fh	Attributes:	r	W
Description:	Specific	Register cation of the priority of code of the priority inp	an interrupt request at the associ ut	ated		

Register:	PRIOR	EG57		Address:	60E4h		
Bits:	6dt0		Reset value:	5Fh	Attributes:	r	w
Description:		Specific	Register cation of the priority of code of the priority inp	an interrupt request at the assoc ut	iated		

Register:	PRIOR	EG58		Address:	60E8h		
Bits:	6dt0	6dt0 Reset value:		5Fh	Attributes:	r	W
Description:		Specific	Register eation of the priority of a code of the priority input	an interrupt request at the associ	ated		

Register:	PRIOR	EG59		Address:	60ECh		
Bits:	6dt0		Reset value:	5Fh	Attributes:	r	W
Description:		Specific	Register cation of the priority of a code of the priority inp	an interrupt request at the associ ut	ated		

Register:	PRIOR	EG60		Address:	60F0h		
Bits:	6dt0		Reset value:	5Fh	Attributes:	r	w
Description:		Specific	Register eation of the priority of a code of the priority inp	an interrupt request at the associ ut	ated		

Register:	PRIOR	EG61		Address:	60F4h		
Bits:	6dt0	6dt0 Reset value:		5Fh	Attributes:	r	W
Description:		Specific	Register cation of the priority of code of the priority inp	an interrupt request at the assout	ciated		

Register:	PRIOR	EG62		Address:	60F8h		
Bits:	6dt0		Reset value:	5Fh	Attributes:	r	w
Description:		Specific	Register cation of the priority of a code of the priority inp	an interrupt request at the assoc ut	iated		

Register:	PRIOR	EG63		Address:	60FCh		
Bits:	6dt0		Reset value:	5Fh	Attributes:	r	W
Description:		Specific	Register eation of the priority of a code of the priority inp	an interrupt request at the associ ut	ated		

Register:	PRIOR	EG64	· · · ·	Address:	6100h			
Bits:	6dt0		Reset value:	5Fh		Attributes:	r	w
Description:		Specific	Register eation of the priority of a code of the priority input		he associ	ated		

Register:	PRIOR	RIOREG65			Address:	6104h	
Bits:	6dt0		Reset value:	5Fh	Attributes:	r	W
Description:			Register cation of the priority of a	an interrupt request at the assoc	iated		

Binary code of the priority input
-----------------------------------

Register:	PRIOR	RIOREG66			Address:	6108h	
Bits:	6dt0		Reset value:	5Fh	Attributes:	r	W
Description:		Specific	Register cation of the priority of a code of the priority inp	an interrupt request at the associ ut	ated		

Register:	PRIOREG67		Address:	610C	h	
Bits:	6dt0	Reset value:	5Fh	Attributes:	r	w
Description:	Specif	y Register ication of the priority y code of the priority		st at the associated		

Register:	PRIOR	EG68		Address:	6110h		
Bits:	6dt0		Reset value:	5Fh	Attributes:	r	w
Description:		Specific	Register cation of the priority of a code of the priority inp	an interrupt request at the assoc ut	iated		

Register:	PRIOR	RIOREG69			Address:	6114h	
Bits:	6dt0		Reset value:	5Fh	Attributes:	r	W
Description:		Specific	Register eation of the priority of a code of the priority inp	an interrupt request at the associ ut	ated		

Register:	PRIOR	EG70		Address:	6118h		
Bits:	6dt0		Reset value:	5Fh	Attributes:	r	W
Description:		Specific	Register eation of the priority of a code of the priority inp	an interrupt request at the associ ut	ated		

Register:	PRIOR	EG71		Address:	611Ch		
Bits:	6dt0		Reset value:	5Fh	Attributes:	r	W
Description:		Specific	Register cation of the priority of a code of the priority inp	an interrupt request at the associ ut	ated		

Register:	PRIOR	EG72		Address:	6120h		
Bits:	6dt0		Reset value:	5Fh	Attributes:	r	w
Description:		Specific	Register cation of the priority of a code of the priority inp	an interrupt request at the associ ut	ated		

Register:	PRIOR	EG73		Address:	6124h		
Bits:	6dt0		Reset value:	5Fh	Attributes:	r	w
Description:		Specific	Register eation of the priority of a code of the priority inp	an interrupt request at the assoc ut	iated		

Register:	PRIOREG74		Address:	6128h		
Bits:	6dt0	Reset value:	5Fh	Attributes:	r	w

	Priority Register Specification of the priority of an interrupt request at the associated
Description.	Binary code of the priority input

Register:	PRIOREG7	75	Address:	612Cł	h	
Bits:	6dt0	Reset value:	5Fh	Attributes:	r	w
Description:	Spe	ority Register cification of the priority nary code of the priority		st at the associated		

Register:	PRIOR	EG76	· · ·	Address:	6130h		
Bits:	6dt0 Reset value:		Reset value:	5Fh	Attributes:	r	W
Description:		Specific	Register cation of the priority of a code of the priority inp	an interrupt request at the associ ut	ated		

Register:	PRIOR	EG77		Address:	6134h		
Bits:	6dt0		Reset value:	5Fh	Attributes:	r	W
Description:		Specific	Register cation of the priority of a code of the priority input	an interrupt request at the associ ut	ated		

Register:	PRIOR	EG78		Address:	6138h		
Bits:	6dt0		Reset value:	5Fh	Attributes:	r	w
Description:		Specific	Register cation of the priority of a code of the priority inp	an interrupt request at the associ ut	ated		

Register:	PRIOR	EG79		Address:	613Ch		
Bits:	6dt0		Reset value:	5Fh	Attributes:	r	W
Description:		Specific	Register cation of the priority of a code of the priority inp	an interrupt request at the associ ut	ated		

Register:	PRIOR	EG80		Address: 6140			
Bits:	6dt0 Reset value:		Reset value:	5Fh	Attributes:	r	w
Description:		Specific	Register cation of the priority of a code of the priority inp	an interrupt request at the associ ut	ated		

Register:	PRIOR	EG81		Address:	6144h		
Bits:	6dt0		Reset value:	5Fh	Attributes:	r	W
Description:		Specific	Register cation of the priority of a code of the priority inp	an interrupt request at the associ ut	ated		

Register:	PRIOREC	RIOREG82					6148h		
Bits:	6dt0 Reset value:		5Fh		Attributes:	r		w	
Description:	S	pecific	Register ation of the priority of code of the priority inp	an interrupt request at t	he associ	ated			

Register:	PRIOREG83	Address:	614Ch

Bits:	6dt0		Reset value:	5Fh		Attributes:	r	w
Description:		Specific	Register cation of the priority of code of the priority in		est at the associ	ated		

Register:	PRIOR	EG84		Address: 6150h			
Bits:	6dt0 R		Reset value:	5Fh	Attributes:	r	W
Description:		Specific	Register eation of the priority of a code of the priority input	an interrupt request at the associ ut	ated		

Register:	PRIOR	EG85		Address:	6154h		
Bits:	6dt0		Reset value:	5Fh	Attributes:	r	W
Description:		Specific	Register cation of the priority of code of the priority inp	an interrupt request at the associ ut	ated		

Register:	PRIOR	EG86	· · · ·	Address:	6158h		
Bits:	6dt0		Reset value:	5Fh	Attributes:	r	w
Description:		Specific	Register eation of the priority of code of the priority inp	an interrupt request at the assoc ut	iated		

Register:	PRIOR	EG87		Address:	615Ch		
Bits:	6dt0		Reset value:	5Fh	Attributes:	r	W
Description:		Specific	Register eation of the priority of a code of the priority input	an interrupt request at the associ	ated		

Register:	PRIOR	EG88		Address:	6160h		
Bits:	6dt0		Reset value:	5Fh	Attributes:	r	w
Description:		Specific	Register eation of the priority of a code of the priority input	an interrupt request at the assoc ut	iated		

Register:	PRIOR	EG89		Address:	6164h		
Bits:	6dt0		Reset value:	5Fh	Attributes:	r	W
Description:		Specific	Register eation of the priority of a code of the priority inp	an interrupt request at the associ ut	ated		

Register:	PRIOR	EG90	· · ·	Address:	6168h		
Bits:	6dt0		Reset value:	5Fh	Attributes:	r	W
Description:		Specific	Register cation of the priority of a code of the priority inp	an interrupt request at the associ ut	ated		

Register:	PRIOREG91		Address:	616Ch		
Bits:	6dt0	Reset value:	5Fh	Attributes:	r	W
Description:	Specific	Register cation of the priority of code of the priority inp	an interrupt request at the associ ut	ated		

Register:	PRIOR	EG92		Address:	6170h		
Bits:	6dt0		Reset value:	5Fh	Attributes:	r	W
Description:		Specific	Register eation of the priority of a code of the priority inp	an interrupt request at the associ ut	ated		

Register:	PRIOREO	<b>G93</b>		Address:	6174h		
Bits:	6dt0		Reset value:	5Fh	Attributes:	r	w
Description:	S	pecific	Register ation of the priority of a code of the priority input	an interrupt request at the assoc ut	iated		

Register:	PRIOR	EG94	· · ·	Address:	6178h		
Bits:	6dt0		Reset value:	5Fh	Attributes:	r	W
Description:		Specific	Register eation of the priority of a code of the priority input	an interrupt request at the associ ut	ated		

Register:	PRIOR	EG95		Address:	617Ch		
Bits:	6dt0		Reset value:	5Fh	Attributes:	r	w
Description:		Specific	Register cation of the priority of a code of the priority inp	an interrupt request at the assoc ut	iated		

## Module: /icu\_ertec\_addr\_dec\_top/icu8\_inst

Register:	ID_REGISTER			Address: 8000h		
Bits:	15dt0	Reset value:	0006h	Attributes:	r	
Description:		n number of the Interrup n number core IP	t Controller Unit			

Register:	IRVEC				Address:	8004h	
Bits:	2dt0		Reset value:	0h	Attributes:	rh	
Description:	- - - - - - - -	Number For pen Default Importa	ding valid interrupt: bin vector: 0h	pending Interrupt Request ary code of the Interrupt numbe s the current pending Interrupt R		ess on A	CK, the

Register:	ACK				Address:	8008h	
Bits:	2dt0		Reset value:	Oh	Attributes:	rht	
Description:		Acknow For val	t Vector Register with I vledge the highest priori id request: binary code ise: Default vector 0h	ty pending interrupt request by	reading the associated ir	iterrupt v	vector

Register:	IRCLV	EC			Address:	800Ch	
Bits:	2dt0		Reset value:	0h	Attributes:		wt
Description:		Direct c	0 1	equest in the Interrupt Request l er of the request to be cleared	Register		

Register:	MASKALI	<i>_</i>	Address:	lress: 8010h		
Bits:	0	Reset value:	0h	Attributes:	r	w
Description:	Glc '0'	sk all interrupts bal lock of all IRQ int = Enable all unmasked (use the set mask bits = Global lock of all IR (independent of the i	l IRQ interrupt inputs s) Q interrupt inputs			

Register:	EOI			Address:	8014h	
Bits:	0		Reset value:	0h	Attributes:	t
Description:		Informs	interrupt (IRQ) the IRQ interrupt contr current request	coller about the completion of the	e interrupt service routir	e associated

Register:	UNLO	CK_RD	_ONLY_ACK	Address: 8018h			
Bits:	0		Reset value:	0h	Attributes:	r	w
Description:		via a wi 0: Read 1: Also	rite access to ACK only mechanism is activ	edge mechanism. By setting this ve to acknowledge an Interrupt acknowledges the Interrupt Requ be accessible any more.	Request		-

Register:	MASK	K_ALL_INPUT_EN			Address:	801Ch	
Bits:	0 Reset value:		Reset value:	0h	Attributes:	r	W
Description:		There is 0: Func	an input to the generic tion disabled, "mask_all	upt inputs using e.g. a DBGAC ICU to mask all interrupts. This " is not used puts are masked when "mask_al	input is called "mask_a	11".	

Registe	er:	LOCKF	REG			•		Address:	8020h		
Bits:		31dt0		Reset value:			0000000h Attributes: r w				
Description:			5		Lock Register ation of a priority to lock interrupt requests with lower or equal priority						
Bit	Identifi	er		Reset Attr. Function / Description							
2dt0	dt0 LOCK_PRIO			0h	r	W	Binary code of the locking priority				
31	LOCKE	LOCKREG_ENABLE 0h r w			w	0 = lock inactive / 1 = lock active					

Register:	MASKREG0       7dt0     Reset value:     FFh				•	Address:	9000h	
Bits:			Reset value:	FFh		Attributes:	r	W
Description:		Enable/ interruj 0' = Int	ot Mask Register disable the interrupt pt inputs 0 – 7 errupt input enablec terrupt input disable	1				

Register:	IRR0					Address: 9100h			
Bits:			Reset value:	00h		Attributes:	rh		
Description:	-	Flag for 0 – 7 inj 0' = No	Register the Interrupt Reques puts of the interrupt corequest equest has occurred		t of a positive ed	lge			

Register:	ISR0				·	Address:	920	0h
Bits:	7dt0		Reset value:	00h		Attributes:	rh	
Description:		Flag for 0 - 7 inj '0' = Int	ce Register Interrupt Request ack puts of the interrupt co terrupt Request not ac terrupt Request has be	ontroller knowledged	J			

Register:	TRIGRE	G0		Address:	9300	h
Bits:	7dt0	Reset value:	00h	Attributes:	r	w
Description:	S I	Frigger Select Register belect the interrupt detect interrupt inputs $0 - 7$ = Interrupt detection u = Interrupt detection u	sing edge			

Register:	EDGEREG0			Address:	9400h	
Bits:	7dt0	Reset value:	00h	Attributes:	r	w
Description:	Select (only) Interr 0 = In	Select Register the edge for the interrupt when edge detection has upt inputs $0 - 7$ terrupt detection for posi- terrupt detection for nega	been set for the associated input itive edge	)		

Register:	SWIRREC	60		Address:	9500h	
Bits:	7dt0	Reset value:	00h	Attributes:	rh	w
Description:	Sp In 0 =	ftware Interrupt Registe ecification of interrupt terrupt inputs 0 – 7 = No interrupt request = Set interrupt request				

Register:	PRIOREG	0		Address:	A000h	
Bits:	2dt0	Reset value:	7h	Attributes:	r	W
Description:	Pri	ority Register for IRQ	), the higher the num	ber, the lower the priority		

Register:	PRIOR	EG1			Address:	A004h	
Bits:	2dt0		Reset value:	7h	Attributes:	r	w
Description:		Priority	Register for IRQ1, the	higher the number, the lower the	e priority		

Register:	PRIOR	RIOREG2				Address:	A0	08h
Bits:	2dt0		Reset value:	7h		Attributes:	r	w
Description:	ription: Priorit		Register for IRQ2, th	ne higher the nu	mber, the lower the	e priority		

Register:	PRIOREG3				Address:	A000	Ch
Bits:	2dt0	Reset value:	7h		Attributes:	r	W
Description:	Description: Priority Register for II		, the higher the nur	mber, the lower the	e priority		

Register:	PRIOREG4		·		Address:	A010h	

Bits:	2dt0	Reset value:	7h	Attributes:	r	W
Description:	Priority	Register for IRQ4, the	higher the number, the lower the	e priority		

Register:	PRIOREGS	5	Address:	A014h				
Bits:	2dt0	Reset value:	7h	Attributes:	r	w		
Description:	Pric	Priority Register for IRQ5, the higher the number, the lower the priority						

Register:	PRIOR	EG6		Address:	A018h		
Bits:	2dt0		Reset value:	Attributes:	r	w	
Description:	Priority Register for IRQ6, the higher the number, the lower the priority						

Register:	PRIORE	G7		Address:	A01Ch			
Bits:	2dt0		Reset value:	7h	Attributes:	r	W	
Description:	Р	Priority Register for IRQ7, the higher the number, the lower the priority						

## Module: /icu\_ertec\_addr\_dec\_top/icu\_general\_registers\_inst

Register:	FIQ_SE	FIQ_SEL_0					Address:		48000h	
Bits:	6dt0	t0 Reset value: 00h					Attributes:		r	w
Description:		-	nt: This FIQ_SEI t affect the Hardw	U	can be written and re	ead by S	Software - neverthe	less t	his regi	ster

Register:	FIQ_SE	EL_1	· · ·	Address:	48004h	•	
Bits:	6dt0 Reset value:			00h	Attributes:	r	W
Description:		Importa	2	t to FIQ processing. er have to be configured with d care at all about this issue.	ifferent values (except 0	) for eac	h select

Register:	FIQ_SE	EL_2		Address:	48008h		
Bits:	6dt0	6dt0 Reset value:		00h	Attributes:	r	W
Description:		Importa	<u> </u>	t to FIQ processing. er have to be configured with di care at all about this issue.	fferent values (except 0	) for eac	h select

Register:	FIQ_SE	EL_3		Address:	4800Ch		
Bits:	6dt0		Reset value:	00h	Attributes:	r	W
Description:		Importa		t to FIQ processing. er have to be configured with d care at all about this issue.	ifferent values (except 0)	) for eac	h select

Register:	FIQ_SE	L_4		Address:	48010h		
Bits:	6dt0		Reset value:	00h	Attributes:	r	W
Description:	-	Importa		t to FIQ processing. er have to be configured with d care at all about this issue.	ifferent values (except 0	) for eac	h select

Register:	FIQ_SE	EL_5		Address:	48014h		
Bits:	6dt0 Reset value: 0			00h	Attributes:	r	W
Description:		Importa	<u> </u>	t to FIQ processing. er have to be configured with d care at all about this issue.	ifferent values (except 0	) for eac	h select

Register:	FIQ_SI	EL_6		Address:	48018h		
Bits:	6dt0 Rese		Reset value:	00h	Attributes:	r	w
Description:		Importa		t to FIQ processing. er have to be configured with di care at all about this issue.	fferent values (except 0	) for eac	h select

Register:	FIQ_SE	EL_7		Address:	4801Ch	ı	
Bits:	6dt0		Reset value:	00h	Attributes:	r	W
Description:		Importa		t to FIQ processing. er have to be configured with di care at all about this issue.	ifferent values (except 0)	) for eac	h select

## 5.3.5 General DMA Controller - GDMA

Base address see Chapter 5.2.

## Address space:

Start_Addres				
S	End_Address	Modul/Memory_Name	Interface	Fill_Mode
0h	12AFh	GDMA		
B0h	10AFh	LIST_RAM		
10B0h	12AFh	JOB STACK RAM		

Module	<b>Register/Memory</b>	Read	Write	Address	Revision
/gdma					
	GDMA_REG_ADDR	r	(w)	0h	SOC2.0
	GDMA_LIST_ADDR	r	(w)	4h	SOC2.0
	GDMA_MAIN_CTRL	r	(w)	8h	SOC2.0
	GDMA_JC_EN	r	W	Ch	SOC2.0
	GDMA_JOB0_CTRL	(r)	(w)(t)	10h	SOC2.0
	GDMA_JOB1_CTRL	(r)	(w)(t)	14h	SOC2.0
	GDMA_JOB2_CTRL	(r)	(w)(t)	18h	SOC2.0
	GDMA_JOB3_CTRL	(r)	(w)(t)	1Ch	SOC2.0
	GDMA_JOB4_CTRL	(r)	(w)(t)	20h	SOC2.0
	GDMA_JOB5_CTRL	(r)	(w)(t)	24h	SOC2.0
	GDMA_JOB6_CTRL	(r)	(w)(t)	28h	SOC2.0
	GDMA_JOB7_CTRL	(r)	(w)(t)	2Ch	SOC2.0
	GDMA_JOB8_CTRL	(r)	(w)(t)	30h	SOC2.0
	GDMA_JOB9_CTRL	(r)	(w)(t)	34h	SOC2.0
	GDMA_JOB10_CTRL	(r)	(w)(t)	38h	SOC2.0
	GDMA_JOB11_CTRL	(r)	(w)(t)	3Ch	SOC2.0
	GDMA_JOB12_CTRL	(r)	(w)(t)	40h	SOC2.0
	GDMA_JOB13_CTRL	(r)	(w)(t)	44h	SOC2.0
	GDMA_JOB14_CTRL	(r)	(w)(t)	48h	SOC2.0
	GDMA_JOB15_CTRL	(r)	(w)(t)	4Ch	SOC2.0
	GDMA_JOB16_CTRL	(r)	(w)(t)	50h	SOC2.0
	GDMA_JOB17_CTRL	(r)	(w)(t)	54h	SOC2.0
	GDMA_JOB18_CTRL	(r)	(w)(t)	58h	SOC2.0
	GDMA_JOB19_CTRL	(r)	(w)(t)	5Ch	SOC2.0
	GDMA_JOB20_CTRL	(r)	(w)(t)	60h	SOC2.0
	GDMA_JOB21_CTRL	(r)	(w)(t)	64h	SOC2.0
	GDMA_JOB22_CTRL	(r)	(w)(t)	68h	SOC2.0
	GDMA_JOB23_CTRL	(r)	(w)(t)	6Ch	SOC2.0
	GDMA_JOB24_CTRL	(r)	(w)(t)	70h	SOC2.0
	GDMA_JOB25_CTRL	(r)	(w)(t)	74h	SOC2.0
	GDMA_JOB26_CTRL	(r)	(w)(t)	78h	SOC2.0
	GDMA_JOB27_CTRL	(r)	(w)(t)	7Ch	SOC2.0
	GDMA_JOB28_CTRL	(r)	(w)(t)	80h	SOC2.0
	GDMA_JOB29_CTRL	(r)	(w)(t)	84h	SOC2.0
	GDMA_JOB30_CTRL	(r)	(w)(t)	88h	SOC2.0
	GDMA_JOB31_CTRL	(r)	(w)(t)	8Ch	SOC2.0
	GDMA_JOB_STATUS	rh		90h	SOC2.0
	GDMA FINISHED JOBS	rh	w	94h	SOC2.0

GDMA_ACTU	AL_STATUS r(h)		98h	SOC2.0
GDMA_IRQ_S	STATUS rh	w	9Ch	SOC2.0
GDMA_ERR_1	IRQ_STATU			
S	r(h)	(w)	A0h	SOC2.0
GDMA_JOB_O	COUNT rh		A4h	SOC2.0
REVISION_CO	DDE r		A8h	SOC2.0
LIST_RAM	R	W	B0h - 10AFh	
			10B0h -	
JOB_STACK_	RAM R	W	12AFh	

## **Register description:**

A '0' is read from Software for each not specified Bit in the registers.

#### Module: /gdma

Registe	er:	GDMA_F	MA_REG_ADDR Address: 0h								
Bits:		31dt0		Reset valu	ie:		00000000h	Attributes:	r	(w)	
Descrip	otion:		GDMA R	egister Ba	se Add	ress					
Bit	Identifier			Reset	Attr.		Function / Description	n / Description			
3dt0	<notused></notused>	>		0h	r		all bits $= 0'$				
31dt4	REG_AD	EG_ADDR 0000000 h			r	w	DMA Register Base Addres	SS			

Registe	er:	GDMA_I	LIST_ADI	DR				Address:	4h	
Bits:		31dt0		Reset valu	ie:		00000000h	Attributes:	r	(w)
Descrip	otion:		DMA Tra	insfer List	Base A	ddress				
Bit	Identifier			Reset	Attr.		Function / Description			
3dt0	<notused< td=""><td>&gt;</td><td></td><td>0h</td><td>r</td><td></td><td colspan="3">all bits <math>= '0'</math></td><td></td></notused<>	>		0h	r		all bits $= '0'$			
31dt4	LIST_AD	LIST_ADDR 0000000 r w		w	DMA Transfer List Base A	ddress				

Registe	er:	GDMA_	MAIN_CT	RL	·			Address:	8h	
Bits:		31dt0		Reset va	alue:		00000000h	Attributes:	r	(w)
Descrip	otion:		Main Cor	ntrol regi	ster					
Bit	Identifier			Reset	Attr.		Function / Description	l		
0dt0	DMA_EN	1		0h	r	W	Global Enable			
1dt1	SW_RES	ET		0h	r	w	Software Reset '0' = don't care, '1' = 1	Reset		
14dt2	<notused< td=""><td>&gt;</td><td></td><td>00h</td><td>r</td><td></td><td>all bits = '0'</td><td></td><td></td><td></td></notused<>	>		00h	r		all bits = '0'			
15dt15	JC_RESE	T		0h	r	w	Reset Job Counter 0' = don't care, '1' = 1	Reset		
16dt16	ERR_INT	EN_		0h	r	W	Error Interrupt Enable			
23dt17	<notused2< td=""><td>&gt;</td><td></td><td>00h</td><td>r</td><td></td><td>all bits = '0'</td><td></td><td></td><td></td></notused2<>	>		00h	r		all bits = '0'			
31dt24	LIST_SIZ	ΖE		00h	r	w	Total Number of Trans 255-> 256	sfers in Transfer List (	(0-255) 0 n	neans 1,

Register:	GDMA_JC_EN			Address:	Ch	
Bits:	31dt0	Reset value:	00000000h	Attributes:	r	w

Description: Enable Job Counter for Job

Registe	r:	GDMA_JOB0_C	TRL				Address:	10h	
Bits:		31dt0	Reset va	alue:		00000000h	Attributes:	(r)	(w)(t)
Descrip	otion:	Job Co	ntrol Regis	ters 0					
Bit	Identifier		Reset	Attr.		Function / Description			
0dt0	SW_JOB	_START	0h		t	Start Job from SW 0 = don't care, 1 = Start			
1dt1	JOB_EN		0h	r	w	Job Enable 0 = disable, 1 = enable			
2dt2	HW_JOB	_START_EN	0h	r	w	Start Job by Hardware 0 = disable, 1 = enable			
3dt3	HW_FLC	OW_EN	0h	r	w	Hardware Triggered Flow $0 = \text{disabled}, 1 = \text{enable}$			
4dt4	INTR_EN	1	0h	r	w	Interrupt Request Generat 0 = disabled, 1 = enabled			
5dt5	JOB_RES	SET	0h	r	w	Reset Job (cancel running $0 = \text{don't care}, 1 = \text{Cancel}$			
7dt6	<notused></notused>	>	0h	r		all bits = '0'			
13dt8	HW_SEL	ECT	00h	r	w	HW Job Start Selector (se	elects one from 64 i	nputs)	
15dt14	<notused></notused>	>	0h	r		all bits = '0'			
20dt16	JOB_PRI	0	00h	r	w	Job Priority (0-31)			
23dt21	<notused></notused>	>	0h	r		all bits = '0'			
31dt24	TRANSF	ER_PTR	00h	r	w	First Transfer Number of	Job in Transfer Li	st (0-255)	

Registe	r:	GDMA_JOB1_C	CTRL				Address:	14h	•
Bits:		31dt0	Reset va	alue:		00000000h	Attributes:	(r)	(w)(t)
Descrip	otion:	Job Co	ontrol Regis	ters 1					
Bit	Identifier		Reset	Attr.		Function / Description			
0dt0	SW_JOB	_START	0h		t	Start Job from SW 0 = don't care, 1 = Star	t		
1dt1	JOB_EN		0h	r	w	Job Enable 0 = disable, 1 = enable			
2dt2	HW_JOB	START_EN	0h	r	w	Start Job by Hardware 0 = disable, 1 = enable			
3dt3	HW_FLC	OW_EN	0h	r	w	Hardware Triggered Flo 0 = disabled, 1 = enab			
4dt4	INTR_EN	1	0h	r	w	Interrupt Request Generation $0 = \text{disabled}, 1 = \text{enable}$			
5dt5	JOB_RES	SET	0h	r	w	Reset Job (cancel runnin 0 = don't care, 1 = Can			
7dt6	<notused< td=""><td>&gt;</td><td>0h</td><td>r</td><td></td><td>all bits <math>= '0'</math></td><td></td><td></td><td></td></notused<>	>	0h	r		all bits $= '0'$			
13dt8	HW_SEL	ECT	00h	r	w	HW Job Start Selector (s	selects one from 64 i	inputs)	
15dt14	<notused< td=""><td>&gt;</td><td>0h</td><td>r</td><td></td><td>all bits <math>= 0'</math></td><td></td><td></td><td></td></notused<>	>	0h	r		all bits $= 0'$			
20dt16	JOB_PRI	0	00h	r	w	Job Priority (0-31)			
23dt21	<notused< td=""><td>&gt;</td><td>0h</td><td>r</td><td></td><td>all bits <math>= 0'</math></td><td></td><td></td><td></td></notused<>	>	0h	r		all bits $= 0'$			
31dt24	TRANSF	ER_PTR	00h	r	w	First Transfer Number o	f Job in Transfer Li	st (0-255)	

Register:	GDMA_J	JOB2_CTRL Address: 18h							
Bits:	31dt0		Reset value:	00000000h	Attributes:	(r)	(w)(t)		
Description:		Job Contr	ol Registers 2						

Bit	Identifier	Reset	Attr.		Function / Description
0dt0	SW_JOB_START	0h		t	Start Job from SW 0 = don't care, 1 = Start
1dt1	JOB_EN	0h	r	w	Job Enable 0 = disable, 1 = enable
2dt2	HW_JOB_START_EN	0h	r	w	Start Job by Hardware 0 = disable, 1 = enable
3dt3	HW_FLOW_EN	0h	r	w	Hardware Triggered Flow Enable 0 = disabled, 1 = enabled
4dt4	INTR_EN	0h	r	w	Interrupt Request Generation Enable 0 = disabled, 1 = enabled
5dt5	JOB_RESET	0h	r	w	Reset Job (cancel running job) 0 = don't care, 1 = Cancel
7dt6	<notused></notused>	0h	r		all bits $=$ '0'
13dt8	HW_SELECT	00h	r	W	HW Job Start Selector (selects one from 64 inputs)
15dt14	<notused></notused>	0h	r		all bits $=$ '0'
20dt16	JOB_PRIO	00h	r	w	Job Priority (0-31)
23dt21	<notused></notused>	0h	r		all bits = '0'
31dt24	TRANSFER_PTR	00h	r	w	First Transfer Number of Job in Transfer List (0-255)

Registe	r:	GDMA_JOB3_C	CTRL				Address:	1Ch	
Bits:		31dt0	Reset va	alue:		00000000h	Attributes:	(r)	(w)(t)
Descrip	otion:	Job Co	ontrol Regis	ters 3					
Bit	Identifier		Reset	Attr.		Function / Description			
0dt0	SW_JOB	_START	0h		t	Start Job from SW 0 = don't care, 1 = Start			
1dt1	JOB_EN		0h	r	w	Job Enable 0 = disable, 1 = enable			
2dt2	HW_JOB	_START_EN	0h	r	w	Start Job by Hardware 0 = disable, 1 = enable			
3dt3	HW_FLC	W_EN	0h	r	w	Hardware Triggered Flow $0 = \text{disabled}, 1 = \text{enabled}$			
4dt4	INTR_EN	1	0h	r	w	Interrupt Request Generation $0 = \text{disabled}, 1 = \text{enabled}$	on Enable		
5dt5	JOB_RES	SET	0h	r	w	Reset Job (cancel running $0 = \text{don't care}, 1 = \text{Cancel}$			
7dt6	<notused></notused>	>	0h	r		all bits $= '0'$			
13dt8	HW_SEL	ECT	00h	r	w	HW Job Start Selector (sele	ects one from 64 in	puts)	
15dt14	<notused></notused>	>	0h	r		all bits $= '0'$			
20dt16	JOB_PRI	0	00h	r	W	Job Priority (0-31)			
23dt21	<notused></notused>	>	0h	r		all bits = '0'			
31dt24	TRANSF	ER_PTR	00h	r	W	First Transfer Number of J	lob in Transfer List	(0-255)	

Registe	er:	GDMA_J	OB4_CTF	RL		_		Address:	20h	
Bits:		31dt0		Reset val	ue:		00000000h	Attributes:	(r)	(w)(t)
Descrip	otion:		Job Contr	ol Registe	ers 4					
Bit	Identifier			Reset	Attr.		Function / Description			
0dt0	SW_JOB	_START		0h	t		Start Job from SW 0 = don't care, 1 = Start			
1dt1	JOB_EN			()b r 337		Job Enable 0 = disable, 1 = enable				

2dt2	HW_JOB_START_EN	0h	r		Start Job by Hardware 0 = disable, 1 = enable
3dt3	HW_FLOW_EN	0h	r	w	Hardware Triggered Flow Enable 0 = disabled, 1 = enabled
4dt4	INTR_EN	0h	r	w	Interrupt Request Generation Enable 0 = disabled, 1 = enabled
5dt5	JOB_RESET	0h	r		Reset Job (cancel running job) 0 = don't care, 1 = Cancel
7dt6	<notused></notused>	0h	r		all bits $= 0'$
13dt8	HW_SELECT	00h	r	w	HW Job Start Selector (selects one from 64 inputs)
15dt14	<notused></notused>	0h	r		all bits $=$ '0'
20dt16	JOB_PRIO	00h	r	w	Job Priority (0-31)
23dt21	<notused></notused>	0h	r		all bits $=$ '0'
31dt24	TRANSFER_PTR	00h	r	w	First Transfer Number of Job in Transfer List (0-255)

Registe	er:	GDMA_JOB	5_CTRL				Address:	24h		
Bits:		31dt0	Reset va	lue:		00000000h	Attributes:	(r)	(w)(t)	
Descrip	otion:	Job	Control Regist	ers 5				-		
Bit	Identifier		Reset	Attr.		Function / Description				
0dt0	SW_JOB	_START	0h		t	Start Job from SW 0 = don't care, 1 = Start	t			
1dt1	JOB_EN		0h	r	w	Job Enable 0 = disable, 1 = enable				
2dt2	HW_JOB	_START_EN	0h	r	w	Start Job by Hardware 0 = disable, 1 = enable				
3dt3	HW_FLC	W_EN	0h	r	w	Hardware Triggered Flow 0 = disabled, 1 = enab	Flow Enable			
4dt4	INTR_EN	1	0h	r	w	Interrupt Request Genera 0 = disabled, 1 = enable				
5dt5	JOB_RES	SET	0h	r	w	Reset Job (cancel runnir 0 = don't care, 1 = Cancel Carelet				
7dt6	<notused< td=""><td>&gt;</td><td>0h</td><td>r</td><td></td><td>all bits = '0'</td><td></td><td></td><td></td></notused<>	>	0h	r		all bits = '0'				
13dt8	HW_SEL	ECT	00h	r	w	HW Job Start Selector (s	elects one from 64	inputs)		
15dt14	<notused< td=""><td>&gt;</td><td>0h</td><td>r</td><td></td><td>all bits <math>= '0'</math></td><td></td><td></td><td></td></notused<>	>	0h	r		all bits $= '0'$				
20dt16	JOB_PRI	0	00h	r	w	Job Priority (0-31)				
23dt21	<notused< td=""><td>&gt;</td><td>0h</td><td>r</td><td></td><td>all bits = '0'</td><td></td><td></td><td></td></notused<>	>	0h	r		all bits = '0'				
31dt24	TRANSF	ER_PTR	00h	r	w	First Transfer Number of	f Job in Transfer L	ist (0-255)		

Regist	ter:	GDMA_J	OB6_CTI	RL				Address:	28h	
Bits:		31dt0		Reset va	lue:		00000000h	Attributes:	(r)	(w)(t)
Descr	iption:		Job Conti	rol Regis	ters 6					
Bit	Identifier			Reset	Attr.		Function / Description			
0dt0	SW_JOB	_START		0h		t	Start Job from SW 0 = don't care, 1 = Start			
1dt1	JOB_EN	JOB_EN			r	w	Job Enable 0 = disable, 1 = enable			
2dt2	HW_JOB	START_	EN	0h	r	w	Start Job by Hardware 0 = disable, 1 = enable			
3dt3	HW_FLC	OW_EN		0h	r	w	Hardware Triggered Flow $0 = \text{disabled}, 1 = \text{enabl}$			
4dt4	dt4 INTR_EN		0h	r	w	Interrupt Request Genera 0 = disabled, 1 = enable				

5dt5	JOB_RESET	0h	r		Reset Job (cancel running job) 0 = don't care, 1 = Cancel
7dt6	<notused></notused>	0h	r		all bits $=$ '0'
13dt8	HW_SELECT	00h	r	w	HW Job Start Selector (selects one from 64 inputs)
15dt14	<notused></notused>	0h	r		all bits $=$ '0'
20dt16	JOB_PRIO	00h	r	w	Job Priority (0-31)
23dt21	<notused></notused>	0h	r		all bits = '0'
31dt24	TRANSFER_PTR	00h	r	w	First Transfer Number of Job in Transfer List (0-255)

Registe	er:	GDMA_JOB7	CTRL	·			Address:	2Ch		
Bits:		31dt0	Reset va	lue:		00000000h	Attributes:	(r)	(w)(t)	
Descrip	otion:	Job (	Control Regist	ers 7						
Bit	Identifier		Reset	Attr.	Attr. Function / Description					
0dt0	SW_JOB	_START	0h		t	Start Job from SW 0 = don't care, 1 = Start				
1dt1	JOB_EN		0h	r	w	Job Enable 0 = disable, 1 = enable				
2dt2	HW_JOB	_START_EN	0h	r	w	Start Job by Hardware 0 = disable, 1 = enable				
3dt3	HW_FLC	W_EN	0h	r	w	Hardware Triggered Flow I $0 = \text{disabled}, 1 = \text{enabled}$	Enable I			
4dt4	INTR_EN	1	0h	r	w	Interrupt Request Generation $0 = \text{disabled}, 1 = \text{enabled}$	on Enable			
5dt5	JOB_RES	SET	0h	r	w	Reset Job (cancel running) 0 = don't care, 1 = Cancel	, ,			
7dt6	<notused< td=""><td>&gt;</td><td>0h</td><td>r</td><td></td><td>all bits <math>= '0'</math></td><td></td><td></td><td></td></notused<>	>	0h	r		all bits $= '0'$				
13dt8	HW_SEL	ECT	00h	r	W	HW Job Start Selector (sele	ects one from 64 in	puts)		
15dt14	<notused< td=""><td>&gt;</td><td>0h</td><td>r</td><td></td><td>all bits = '0'</td><td></td><td></td><td></td></notused<>	>	0h	r		all bits = '0'				
20dt16	JOB_PRI	0	00h	r	w	Job Priority (0-31)				
23dt21	<notused< td=""><td>&gt;</td><td>0h</td><td>r</td><td></td><td>all bits = '0'</td><td></td><td></td><td></td></notused<>	>	0h	r		all bits = '0'				
31dt24	TRANSF	ER_PTR	00h	r	w	First Transfer Number of J	ob in Transfer Lis	t (0-255)		

Registe	r:	GDMA_J	OB8_CT	RL	·			Address:	30h		
Bits:		31dt0		Reset va	alue:		00000000h	Attributes:	(r)	(w)(t)	
Descrip	otion:		Job Cont	rol Registers 8							
Bit	Identifier			Reset	Attr.		Function / Description				
0dt0	SW_JOB	_START		0h	$\begin{array}{c} \text{Oh} \\ \text{t} \\ 0 = \text{don't care, 1} = \text{Start} \end{array}$						
1dt1	JOB_EN			0h	r	w	Job Enable 0 = disable, 1 = enable				
2dt2	HW_JOB	/_JOB_START_EN 0h r				w	Start Job by Hardware 0 = disable, 1 = enable				
3dt3	HW_FLC	W_EN		0h	r	w	Hardware Triggered Flow $0 = \text{disabled}, 1 = \text{enable}$				
4dt4	INTR_EN	V		0h	r	w	Interrupt Request Generat $0 = disabled, 1 = enabled$				
5dt5	JOB_RES	SET		0h	r	w	Reset Job (cancel running $0 = don't care, 1 = Cancel don't care, 1$				
7dt6	<notused< td=""><td>&gt;</td><td></td><td>0h</td><td>r</td><td></td><td>all bits <math>= 0'</math></td><td></td><td></td><td></td></notused<>	>		0h	r		all bits $= 0'$				
13dt8	HW_SEL	ECT		00h	r	w	HW Job Start Selector (se	lects one from 64	inputs)		
15dt14	<notused< td=""><td>&gt;</td><td></td><td>0h</td><td>r</td><td></td><td>all bits <math>= 0'</math></td><td></td><td></td><td></td></notused<>	>		0h	r		all bits $= 0'$				

20dt16	JOB_PRIO	00h	r	w	Job Priority (0-31)
23dt21	<notused></notused>	0h	r		all bits $= 0'$
31dt24	TRANSFER_PTR	00h	r	w	First Transfer Number of Job in Transfer List (0-255)

Registe	r:	GDMA_JOB9	CTRL				Address:	34h		
Bits:		31dt0	Reset va	lue:		00000000h	Attributes:	(r)	(w)(t)	
Descrip	otion:	Job (	Control Regist	ers 9						
Bit	Identifier		Reset	Attr. Function / Description						
0dt0	SW_JOB	_START	0h		t	Start Job from SW 0 = don't care, 1 = Start				
1dt1	JOB_EN		0h	r	w	Job Enable 0 = disable, 1 = enable				
2dt2	HW_JOB	_START_EN	0h	r	w	Start Job by Hardware 0 = disable, 1 = enable				
3dt3	HW_FLC	W_EN	0h	r	w	Hardware Triggered Flow $0 = \text{disabled}, 1 = \text{enabled}$	d Flow Enable			
4dt4	INTR_EN	1	0h	r	w	Interrupt Request Generation $0 = \text{disabled}, 1 = \text{enabled}$	on Enable			
5dt5	JOB_RES	SET	0h	r	w	Reset Job (cancel running $0 = \text{don't care}, 1 = \text{Cancel}$				
7dt6	<notused< td=""><td>&gt;</td><td>0h</td><td>r</td><td></td><td>all bits <math>= '0'</math></td><td></td><td></td><td></td></notused<>	>	0h	r		all bits $= '0'$				
13dt8	HW_SEL	ECT	00h	r	w	HW Job Start Selector (sel	ects one from 64 i	inputs)		
15dt14	<notused< td=""><td>&gt;</td><td>0h</td><td>r</td><td></td><td>all bits <math>= '0'</math></td><td></td><td></td><td></td></notused<>	>	0h	r		all bits $= '0'$				
20dt16	JOB_PRI	0	00h	r	w	Job Priority (0-31)				
23dt21	<notused< td=""><td>&gt;</td><td>0h</td><td>r</td><td></td><td>all bits <math>= '0'</math></td><td></td><td></td><td></td></notused<>	>	0h	r		all bits $= '0'$				
31dt24	TRANSF	ER_PTR	00h	r	w	First Transfer Number of 3	lob in Transfer Li	st (0-255)		

Registe	er:	GDMA_JOB1	0_CTRL				Address:	38h	•		
Bits:		31dt0	Reset va	lue:		00000000h	Attributes:	(r)	(w)(t)		
Descrip	otion:	Job	Control Regist	ters 10							
Bit	Identifier		Reset	Attr.		Function / Description	Function / Description				
0dt0	SW_JOB	_START	0h		t	Start Job from SW 0 = don't care, 1 = St	art				
1dt1	JOB_EN		Oh	r	w	Job Enable 0 = disable, 1 = enable	e				
2dt2	HW_JOB	_START_EN	Oh	r	w	Start Job by Hardware 0 = disable, 1 = enable					
3dt3	HW_FLC	W_EN	Oh	r	w	Hardware Triggered F 0 = disabled, 1 = ens	l Flow Enable				
4dt4	INTR_EN	1	Oh	r	w	Interrupt Request Gene 0 = disabled, 1 = enal					
5dt5	JOB_RES	SET	Oh	r	w	Reset Job (cancel run 0 = don't care, 1 = Ca					
7dt6	<notused< td=""><td>&gt;</td><td>0h</td><td>r</td><td></td><td>all bits = '0'</td><td></td><td></td><td></td></notused<>	>	0h	r		all bits = '0'					
13dt8	HW_SEL	ECT	00h	r	w	HW Job Start Selector	(selects one from 64 i	nputs)			
15dt14	<notused< td=""><td>&gt;</td><td>0h</td><td>r</td><td></td><td>all bits = '0'</td><td></td><td></td><td></td></notused<>	>	0h	r		all bits = '0'					
20dt16	JOB_PRI	0	00h	r	w	Job Priority (0-31)					
23dt21	<notused< td=""><td>&gt;</td><td>0h</td><td>r</td><td></td><td>all bits = '0'</td><td></td><td></td><td></td></notused<>	>	0h	r		all bits = '0'					
31dt24	TRANSF	ER_PTR	00h	r	w	First Transfer Number	of Job in Transfer Li	st (0-255)			

Register: GDMA\_JOB11\_CTRL

Address:

3Ch

Bits:	31dt0		Reset val	lue:		00000000h	Attributes:	(r)	(w)(t)		
Descrip	otion:	Job Contro	ol Regist	ers 11			·	-			
Bit	Identifier		Reset	Attr.		Function / Description					
0dt0	SW_JOB_START		0h		t	Start Job from SW 0 = don't care, 1 = Start					
1dt1	JOB_EN		0h	r	w	Job Enable 0 = disable, 1 = enable					
2dt2	HW_JOB_START_	EN	0h	r	w	Start Job by Hardware 0 = disable, 1 = enable					
3dt3	HW_FLOW_EN		0h	r	w	Hardware Triggered Flow Enable 0 = disabled, 1 = enabled					
4dt4	INTR_EN		0h	r	w	Interrupt Request Generation $0 = disabled, 1 = enabled$					
5dt5	JOB_RESET		0h	r	w	Reset Job (cancel runnin 0 = don't care, 1 = Can					
7dt6	<notused></notused>		0h	r		all bits $= '0'$					
13dt8	HW_SELECT		00h	r	w	HW Job Start Selector (s	selects one from 64 in	puts)			
15dt14	<notused></notused>		0h	r		all bits $= '0'$					
20dt16	JOB_PRIO		00h	r	w	Job Priority (0-31)					
23dt21	<notused></notused>		0h	r		all bits = '0'					
31dt24	TRANSFER_PTR	ANSFER_PTR 00h r w First Transfer Number of Job in Transfer List (0-255)									

Registe	er:	GDMA_JOB12	CTRL				Address:	40h		
Bits:		31dt0	Reset va	alue:		00000000h	Attributes:	(r)	(w)(t)	
Descrip	otion:	Job C	ontrol Regis	ters 12						
Bit	Identifier		Reset	Attr.		Function / Description				
0dt0	SW_JOB	_START	Oh		t	Start Job from SW 0 = don't care, 1 = Start	art			
1dt1	JOB_EN		0h	r	w	Job Enable 0 = disable, 1 = enable				
2dt2	HW_JOB	_START_EN	0h	r	w	Start Job by Hardware 0 = disable, 1 = enable				
3dt3	HW_FLC	OW_EN	Oh	r	w	Hardware Triggered Flow 0 = disabled, 1 = enab	d Flow Enable			
4dt4	INTR_EN	1	0h	r	w	Interrupt Request Genera 0 = disabled, 1 = enable				
5dt5	JOB_RES	SET	0h	r	w	Reset Job (cancel runnir 0 = don't care, 1 = Cancel care)				
7dt6	<notused< td=""><td>&gt;</td><td>0h</td><td>r</td><td></td><td>all bits <math>= 0'</math></td><td></td><td></td><td></td></notused<>	>	0h	r		all bits $= 0'$				
13dt8	HW_SEL	ECT	00h	r	w	HW Job Start Selector (s	elects one from 64 i	nputs)		
15dt14	<notused< td=""><td>&gt;</td><td>0h</td><td>r</td><td></td><td>all bits <math>= 0'</math></td><td></td><td></td><td></td></notused<>	>	0h	r		all bits $= 0'$				
20dt16	JOB_PRI	0	00h	r	w	Job Priority (0-31)				
23dt21	<notused< td=""><td>&gt;</td><td>0h</td><td>r</td><td></td><td>all bits <math>= 0'</math></td><td></td><td></td><td></td></notused<>	>	0h	r		all bits $= 0'$				
31dt24	TRANSF	ER_PTR	00h	r	w	First Transfer Number of	f Job in Transfer Li	st (0-255)		

Registe	er:	GDMA_J	Address:	44h						
Bits:		31dt0 Reset value:					00000000h	Attributes:	(r)	(w)(t)
Descrip	otion:		Job Contr	ol Registe	rs 13					
Bit	Identifier			Reset	Attr.		Function / Description			
0dt0	SW_JOB	_START		0h		t	Start Job from SW 0 = don't care, 1 = Start			

1dt1	JOB_EN	0h	r	w	Job Enable 0 = disable, 1 = enable
2dt2	HW_JOB_START_EN	0h	r	w	Start Job by Hardware 0 = disable, 1 = enable
3dt3	HW_FLOW_EN	0h	r	w	Hardware Triggered Flow Enable 0 = disabled, 1 = enabled
4dt4	INTR_EN	0h	r	w	Interrupt Request Generation Enable 0 = disabled, 1 = enabled
5dt5	JOB_RESET	0h	r	w	Reset Job (cancel running job) 0 = don't care, 1 = Cancel
7dt6	<notused></notused>	0h	r		all bits $= 0'$
13dt8	HW_SELECT	00h	r	w	HW Job Start Selector (selects one from 64 inputs)
15dt14	<notused></notused>	0h	r		all bits = '0'
20dt16	JOB_PRIO	00h	r	w	Job Priority (0-31)
23dt21	<notused></notused>	0h	r		all bits $= '0'$
31dt24	TRANSFER_PTR	00h	r	w	First Transfer Number of Job in Transfer List (0-255)

Registe	er:	GDMA_JOB14_	CTRL		•		Address:	48h	·
Bits:		31dt0	Reset va	alue:		00000000h	Attributes:	(r)	(w)(t)
Descrip	otion:	Job Co	ontrol Regis	ters 14					
Bit	Identifier		Reset	Attr.		Function / Description			
0dt0	SW_JOB	_START	0h		t	Start Job from SW 0 = don't care, 1 = Start			
1dt1	JOB_EN		0h	r	w	Job Enable 0 = disable, 1 = enable			
2dt2	HW_JOB	_START_EN	0h	r	w	Start Job by Hardware 0 = disable, 1 = enable			
3dt3	HW_FLC	W_EN	0h	r	w	Hardware Triggered Flow $0 = \text{disabled}, 1 = \text{enabled}$			
4dt4	INTR_EN	1	0h	r	w	Interrupt Request Generation $0 = $ disabled, $1 = $ enabled	on Enable		
5dt5	JOB_RES	SET	0h	r	w	Reset Job (cancel running $0 = don't care, 1 = Cancel$	<b>.</b> /		
7dt6	<notused< td=""><td>&gt;</td><td>0h</td><td>r</td><td></td><td>all bits <math>= '0'</math></td><td></td><td></td><td></td></notused<>	>	0h	r		all bits $= '0'$			
13dt8	HW_SEL	ECT	00h	r	w	HW Job Start Selector (sel	ects one from 64 i	inputs)	
15dt14	<notused< td=""><td>&gt;</td><td>0h</td><td>r</td><td></td><td>all bits <math>= '0'</math></td><td></td><td></td><td></td></notused<>	>	0h	r		all bits $= '0'$			
20dt16	JOB_PRI	0	00h	r	w	Job Priority (0-31)			
23dt21	<notused< td=""><td>&gt;</td><td>0h</td><td>r</td><td></td><td>all bits <math>= '0'</math></td><td></td><td></td><td></td></notused<>	>	0h	r		all bits $= '0'$			
31dt24	TRANSF	ER_PTR	00h	r	w	First Transfer Number of 3	Job in Transfer Li	st (0-255)	

Regist	er:	GDMA_J	OB15_CT	ſRL		·		Address:	4Ch	-	
Bits:		31dt0		Reset va	alue:		00000000h	Attributes:	(r)	(w)(t)	
Descri	ption:		Job Conti	rol Regis	ters 15						
Bit	Identifier			Reset	Attr.		Function / Description				
0dt0	SW_JOB	_START		0h		t	Start Job from SW 0 = don't care, $1 = $ Start				
1dt1	JOB_EN			0h	r	w	Job Enable 0 = disable, 1 = enable				
2dt2	HW_JOB	_START_	_EN	0h	r	w	Start Job by Hardware 0 = disable, 1 = enable				
3dt3	HW_FLC	OW_EN		0h	r	w	Hardware Triggered Flow $0 = \text{disabled}, 1 = \text{enabled}$				

4dt4	INTR_EN	0h	r		Interrupt Request Generation Enable 0 = disabled, 1 = enabled
5dt5	JOB_RESET	0h	r		Reset Job (cancel running job) 0 = don't care, 1 = Cancel
7dt6	<notused></notused>	0h	r		all bits $= 0'$
13dt8	HW_SELECT	00h	r	w	HW Job Start Selector (selects one from 64 inputs)
15dt14	<notused></notused>	0h	r		all bits = '0'
20dt16	JOB_PRIO	00h	r	w	Job Priority (0-31)
23dt21	<notused></notused>	0h	r		all bits = '0'
31dt24	TRANSFER_PTR	00h	r	w	First Transfer Number of Job in Transfer List (0-255)

Registe	er:	GDMA_JOB16_	CTRL		•		Address:	50h	
Bits:		31dt0	Reset va	alue:		00000000h	Attributes:	(r)	(w)(t)
Descrip	otion:	Job Co	ontrol Regis	ters 16					
Bit	Identifier		Reset	Attr.		Function / Description			
0dt0	SW_JOB	_START	0h		t	Start Job from SW 0 = don't care, 1 = Start			
1dt1	JOB_EN		0h	r	w	Job Enable 0 = disable, 1 = enable			
2dt2	HW_JOB	START_EN	0h	r	w	Start Job by Hardware 0 = disable, 1 = enable			
3dt3	HW_FLC	OW_EN	0h	r	w	Hardware Triggered Flow $0 = \text{disabled}, 1 = \text{enabled}$			
4dt4	INTR_EN	٨	0h	r	w	Interrupt Request Generati 0 = disabled, $1 = $ enabled			
5dt5	JOB_RES	SET	0h	r	w	Reset Job (cancel running $0 = \text{don't care}, 1 = \text{Cance}$			
7dt6	<notused< td=""><td>&gt;</td><td>0h</td><td>r</td><td></td><td>all bits <math>= 0'</math></td><td></td><td></td><td></td></notused<>	>	0h	r		all bits $= 0'$			
13dt8	HW_SEL	LECT	00h	r	w	HW Job Start Selector (sel	ects one from 64 i	inputs)	
15dt14	<notused< td=""><td>&gt;</td><td>0h</td><td>r</td><td></td><td>all bits <math>= 0'</math></td><td></td><td></td><td></td></notused<>	>	0h	r		all bits $= 0'$			
20dt16	JOB_PRI	0	00h	r	w	Job Priority (0-31)			
23dt21	<notused<sup>2</notused<sup>	>	0h	r		all bits $= 0'$			
31dt24	TRANSF	ER_PTR	00h	r	w	First Transfer Number of	Job in Transfer Li	st (0-255)	

Regist	ter:	GDMA_	IOB17_C	TRL				Address:	54h	
Bits:		31dt0		Reset va	alue:		00000000h	Attributes:	(r)	(w)(t)
Descr	iption:		Job Cont	rol Regis	sters 17					
Bit	Identifier			Reset	Attr.		Function / Description	on		
0dt0	SW_JOB	_START		0h		t	Start Job from SW 0 = don't care, 1 =	Start		
1dt1	JOB_EN			0h	r	w	Job Enable 0 = disable, 1 = ena	ble		
2dt2	HW_JOE	START	_EN	0h	r	w	Start Job by Hardwa $0 = disable, 1 = ena$			
3dt3	HW_FLO	OW_EN		0h	r	w	Hardware Triggered 0 = disabled, 1 = 6			
4dt4	INTR_E	٨		0h	r	w	Interrupt Request Get $0 = \text{disabled}, 1 = \text{er}$			
5dt5	JOB_RES	SET		0h	r	w	Reset Job (cancel ru 0 = don't care, 1 =	e,		
7dt6	<notused< td=""><td>&gt;</td><td></td><td>0h</td><td>r</td><td></td><td>all bits <math>= 0'</math></td><td></td><td></td><td></td></notused<>	>		0h	r		all bits $= 0'$			

13dt8	HW_SELECT	00h	r	W	HW Job Start Selector (selects one from 64 inputs)
15dt14	<notused></notused>	0h	r		all bits = '0'
20dt16	JOB_PRIO	00h	r	W	Job Priority (0-31)
23dt21	<notused></notused>	0h	r		all bits = '0'
31dt24	TRANSFER_PTR	00h	r	W	First Transfer Number of Job in Transfer List (0-255)

Registe	er:	GDMA_JOB18_	CTRL	·			Address:	58h	·
Bits:		31dt0	Reset va	alue:		00000000h	Attributes:	(r)	(w)(t)
Descrip	otion:	Job Co	ntrol Regis	ters 18			-		
Bit	Identifier		Reset	Attr.		Function / Description			
0dt0	SW_JOB	_START	0h		t	Start Job from SW 0 = don't care, 1 = Start			
1dt1	JOB_EN		0h	r	w	Job Enable 0 = disable, 1 = enable			
2dt2	HW_JOB	START_EN	0h	r	w	Start Job by Hardware 0 = disable, 1 = enable			
3dt3	HW_FLC	OW_EN	0h	r	w	Hardware Triggered Flow 0 = disabled, 1 = enabled			
4dt4	INTR_EN	N	0h	r	w	Interrupt Request Generation $0 = \text{disabled}, 1 = \text{enabled}$	on Enable		
5dt5	JOB_RES	SET	0h	r	w	Reset Job (cancel running $0 = \text{don't care}, 1 = \text{Cance}$			
7dt6	<notused< td=""><td>&gt;</td><td>0h</td><td>r</td><td></td><td>all bits <math>= '0'</math></td><td></td><td></td><td></td></notused<>	>	0h	r		all bits $= '0'$			
13dt8	HW_SEL	LECT	00h	r	W	HW Job Start Selector (sel	ects one from 64	inputs)	
15dt14	<notused< td=""><td>&gt;</td><td>0h</td><td>r</td><td></td><td>all bits <math>= '0'</math></td><td></td><td></td><td></td></notused<>	>	0h	r		all bits $= '0'$			
20dt16	JOB_PRI	0	00h	r	w	Job Priority (0-31)			
23dt21	<notused2< td=""><td>&gt;</td><td>0h</td><td>r</td><td></td><td>all bits <math>= '0'</math></td><td></td><td></td><td></td></notused2<>	>	0h	r		all bits $= '0'$			
31dt24	TRANSF	ER_PTR	00h	r	W	First Transfer Number of .	Job in Transfer Li	st (0-255)	

Registe	er:	GDMA_JC	B19_CT	RL				Address:	5Ch			
Bits:		31dt0		Reset va	alue:		00000000h	Attributes:	(r)	(w)(t)		
Descrip	otion:	J	ob Contr	ol Regis	ters 19							
Bit	Identifier			Reset	Attr.		Function / Description					
0dt0	SW_JOB	_START		0h		t						
1dt1	JOB_EN	$\frac{\partial D_{-START}}{\partial h}  r  0 = \text{don't care, } 1 = \text{Start}$ $\frac{\partial D_{-START}}{\partial h}  r  W  \frac{\text{Job Enable}}{\partial e \text{disable, } 1 = \text{enable}}$										
2dt2	HW_JOB	START_E	EN	0h	r	w	Start Job by Hardware 0 = disable, 1 = enable					
3dt3	HW_FLC	W_EN		0h	r	w	Hardware Triggered Fl 0 = disabled, 1 = end					
4dt4	INTR_EN	1		0h	r	w	Interrupt Request Gene 0 = disabled, 1 = enable					
5dt5	JOB_RES	SET		0h	r	w	Reset Job (cancel runr 0 = don't care, 1 = Ca					
7dt6	<notused< td=""><td>&gt;</td><td></td><td>0h</td><td>r</td><td></td><td>all bits <math>= 0'</math></td><td></td><td></td><td></td></notused<>	>		0h	r		all bits $= 0'$					
13dt8	HW_SEL	ECT		00h	r	w	HW Job Start Selector	(selects one from 64 i	inputs)			
15dt14	<notused< td=""><td>&gt;</td><td></td><td>0h</td><td>r</td><td></td><td>all bits <math>= 0'</math></td><td></td><td></td><td></td></notused<>	>		0h	r		all bits $= 0'$					
20dt16	JOB_PRI	0		00h	r	w	Job Priority (0-31)					
23dt21	<notused< td=""><td>&gt;</td><td></td><td>0h</td><td>r</td><td></td><td>all bits <math>= '0'</math></td><td></td><td></td><td></td></notused<>	>		0h	r		all bits $= '0'$					

31dt24	TRANSFER_PTR	00h	r	w	First Transfer Number of Job in Transfer List (0-255)
--------	--------------	-----	---	---	---

Registe	er: GD	MA_JOB20_	CTRL				Address:	60h		
Bits:	310	ltO	Reset va	alue:		00000000h	Attributes:	(r)	(w)(t)	
Descrip	otion:	Job Co	ntrol Regis	ters 20						
Bit	Identifier	·	Reset	Attr.		Function / Description				
0dt0	SW_JOB_ST	ART	0h		t	Start Job from SW 0 = don't care, 1 = S	Start			
1dt1	JOB_EN		0h	r	w	Job Enable 0 = disable, 1 = enable	ble			
2dt2	HW_JOB_S1	TART_EN	0h	r	w	Start Job by Hardwar 0 = disable, 1 = enal				
3dt3	HW_FLOW_	EN	0h	r	w	Hardware Triggered $0 = \text{disabled}, 1 = e$				
4dt4	INTR_EN		0h	r	w	Interrupt Request Get $0 = $ disabled, $1 = $ en				
5dt5	JOB_RESET		0h	r	w	Reset Job (cancel run 0 = don't care, 1 = 0				
7dt6	<notused></notused>		0h	r		all bits $= '0'$				
13dt8	HW_SELEC	Г	00h	r	w	HW Job Start Selecto	or (selects one from 64 i	nputs)		
15dt14	<notused></notused>		0h	r		all bits $= '0'$				
20dt16	JOB_PRIO		00h	r	w	Job Priority (0-31)				
23dt21	<notused></notused>		0h	r		all bits $= '0'$				
31dt24	TRANSFER	PTR	00h	r	w	First Transfer Numbe	er of Job in Transfer Li	st (0-255)		

Registe	er:	GDMA_JOB21_	CTRL		-	· · · · ·	Address:	64h	
Bits:		31dt0	Reset va	alue:		00000000h	Attributes:	(r)	(w)(t)
Descrip	otion:	Job Co	ntrol Regis	ters 21					
Bit	Identifier		Reset	Attr.		Function / Description			
0dt0	SW_JOB	_START	0h		t	Start Job from SW 0 = don't care, 1 = Start			
1dt1	JOB_EN		0h	r	w	Job Enable 0 = disable, 1 = enable			
2dt2	HW_JOB	_START_EN	0h	r	w	Start Job by Hardware 0 = disable, 1 = enable			
3dt3	HW_FLC	W_EN	0h	r	w	Hardware Triggered Flow $0 = \text{disabled}, 1 = \text{enable}$			
4dt4	INTR_EN	1	0h	r	w	Interrupt Request Generat $0 = \text{disabled}, 1 = \text{enabled}$			
5dt5	JOB_RES	SET	0h	r	w	Reset Job (cancel running 0 = don't care, 1 = Cancel			
7dt6	<notused< td=""><td>&gt;</td><td>0h</td><td>r</td><td></td><td>all bits <math>= 0'</math></td><td></td><td></td><td></td></notused<>	>	0h	r		all bits $= 0'$			
13dt8	HW_SEL	ECT	00h	r	w	HW Job Start Selector (se	lects one from 64	inputs)	
15dt14	<notused< td=""><td>&gt;</td><td>0h</td><td>r</td><td></td><td>all bits <math>= '0'</math></td><td></td><td></td><td></td></notused<>	>	0h	r		all bits $= '0'$			
20dt16	JOB_PRI	0	00h	r	w	Job Priority (0-31)			
23dt21	<notused> 0h r</notused>		r		all bits $= 0'$				
31dt24	TRANSFER_PTR 00h			r	w	First Transfer Number of	Job in Transfer Li	st (0-255)	

Register:	GDMA_J	OB22_CT	22_CTRL Address: 68h							
Bits:	31dt0		Reset value:	00000000h	Attributes:	(r)	(w)(t)			
Description:		Job Control Registers 22								

Bit	Identifier	Reset	Attr.		Function / Description
0dt0	SW_JOB_START	0h		t	Start Job from SW 0 = don't care, 1 = Start
1dt1	JOB_EN	0h	r	w	Job Enable 0 = disable, 1 = enable
2dt2	HW_JOB_START_EN	0h	r	w	Start Job by Hardware 0 = disable, 1 = enable
3dt3	HW_FLOW_EN	0h	r	w	Hardware Triggered Flow Enable 0 = disabled, 1 = enabled
4dt4	INTR_EN	0h	r	w	Interrupt Request Generation Enable 0 = disabled, 1 = enabled
5dt5	JOB_RESET	0h	r	w	Reset Job (cancel running job) 0 = don't care, 1 = Cancel
7dt6	<notused></notused>	0h	r		all bits $=$ '0'
13dt8	HW_SELECT	00h	r	w	HW Job Start Selector (selects one from 64 inputs)
15dt14	<notused></notused>	0h	r		all bits $=$ '0'
20dt16	JOB_PRIO	00h	r	w	Job Priority (0-31)
23dt21	<notused></notused>	0h	r		all bits $=$ '0'
31dt24	TRANSFER_PTR	00h	r	W	First Transfer Number of Job in Transfer List (0-255)

Registe	er:	GDMA_JOB23_	CTRL				Address:	6Ch	
Bits:		31dt0	Reset va	alue:		00000000h	Attributes:	(r)	(w)(t)
Descrip	otion:	Job Co	ontrol Regis	ters 23					
Bit	Identifier		Reset	Attr.		Function / Description			
0dt0	SW_JOB	_START	0h		t	Start Job from SW 0 = don't care, 1 = Start			
1dt1	JOB_EN		0h	r	w	Job Enable 0 = disable, 1 = enable			
2dt2	HW_JOB	_START_EN	0h	r	w	Start Job by Hardware 0 = disable, 1 = enable			
3dt3	HW_FLC	OW_EN	0h	r	w	Hardware Triggered Flow 0 = disabled, 1 = enable			
4dt4	INTR_EN	1	0h	r	w	Interrupt Request Generati 0 = disabled, 1 = enabled			
5dt5	JOB_RES	SET	0h	r	w	Reset Job (cancel running 0 = don't care, 1 = Cance			
7dt6	<notused< td=""><td>&gt;</td><td>0h</td><td>r</td><td></td><td>all bits <math>= 0'</math></td><td></td><td></td><td></td></notused<>	>	0h	r		all bits $= 0'$			
13dt8	HW_SEL	ECT	00h	r	w	HW Job Start Selector (sel	lects one from 64 i	nputs)	
15dt14	<notused< td=""><td>&gt;</td><td>0h</td><td>r</td><td></td><td>all bits <math>= 0'</math></td><td></td><td></td><td></td></notused<>	>	0h	r		all bits $= 0'$			
20dt16	JOB_PRI	0	00h	r	W	Job Priority (0-31)			
23dt21	<notused< td=""><td>&gt;</td><td>0h</td><td>r</td><td></td><td>all bits <math>= 0'</math></td><td></td><td></td><td></td></notused<>	>	0h	r		all bits $= 0'$			
31dt24	TRANSF	ER_PTR	00h	r	W	First Transfer Number of	Job in Transfer Li	st (0-255)	

Registe	er:	GDMA_J	OB24_CT	RL		_		Address:	70h	
Bits:		31dt0		Reset val	Reset value:		00000000h	Attributes:	(r)	(w)(t)
Descri	ption:		Job Contr	ol Registe	ers 24					
Bit	Identifier			Reset	Attr.		Function / Description			
0dt0	SW_JOB	_START		0h		t	Start Job from SW 0 = don't care, 1 = Start			
1dt1	JOB_EN			0h	r	w	Job Enable 0 = disable, 1 = enable			

2dt2	HW_JOB_START_EN	0h	r		Start Job by Hardware 0 = disable, 1 = enable
3dt3	HW_FLOW_EN	0h	r		Hardware Triggered Flow Enable 0 = disabled, 1 = enabled
4dt4	INTR_EN	0h	r		Interrupt Request Generation Enable 0 = disabled, 1 = enabled
5dt5	JOB_RESET	0h	r		Reset Job (cancel running job) 0 = don't care, 1 = Cancel
7dt6	<notused></notused>	0h	r		all bits $=$ '0'
13dt8	HW_SELECT	00h	r	w	HW Job Start Selector (selects one from 64 inputs)
15dt14	<notused></notused>	0h	r		all bits $=$ '0'
20dt16	JOB_PRIO	00h	r	w	Job Priority (0-31)
23dt21	<notused></notused>	0h	r		all bits $=$ '0'
31dt24	TRANSFER_PTR	00h	r	W	First Transfer Number of Job in Transfer List (0-255)

Registe	er:	GDMA_J	OB25_C1	ΓRL				Address:	74h	
Bits:		31dt0		Reset va	alue:		00000000h	Attributes:	(r)	(w)(t)
Descrip	otion:		Job Cont	rol Regis	ters 25				•	
Bit	Identifier			Reset	Attr.		Function / Description			
0dt0	SW_JOB	_START		0h		t	Start Job from SW 0 = don't care, 1 = Start			
1dt1	JOB_EN			0h	r	W	Job Enable 0 = disable, 1 = enable			
2dt2	HW_JOB	_START_	EN	0h	r	w	Start Job by Hardware $0 = disable, 1 = enable$			
3dt3	HW_FLC	W_EN		0h	r	w	Hardware Triggered Flow $0 = \text{disabled}, 1 = \text{enabled}$			
4dt4	INTR_EN	1		0h	r	w	Interrupt Request Generation $0 = \text{disabled}, 1 = \text{enabled}$	on Enable		
5dt5	JOB_RES	SET		0h	r	w	Reset Job (cancel running $0 = \text{don't care}, 1 = \text{Cancel}$			
7dt6	<notused< td=""><td>&gt;</td><td></td><td>0h</td><td>r</td><td></td><td>all bits <math>= 0'</math></td><td></td><td></td><td></td></notused<>	>		0h	r		all bits $= 0'$			
13dt8	HW_SEL	ECT		00h	r	w	HW Job Start Selector (sele	ects one from 64 in	nputs)	
15dt14	<notused< td=""><td>&gt;</td><td></td><td>0h</td><td>r</td><td></td><td>all bits <math>= 0'</math></td><td></td><td></td><td></td></notused<>	>		0h	r		all bits $= 0'$			
20dt16	JOB_PRI	0		00h	r	w	Job Priority (0-31)			
23dt21	<notused< td=""><td>&gt;</td><td></td><td>0h</td><td>r</td><td></td><td>all bits = '0'</td><td></td><td></td><td></td></notused<>	>		0h	r		all bits = '0'			
31dt24	TRANSF	ER_PTR		00h	r	w	First Transfer Number of J	Job in Transfer Lis	st (0-255)	

Regist	er:	GDMA_J	OB26_CT	ΓRL		·		Address:	78h	
Bits:		31dt0		Reset va	value:		00000000h	Attributes:	(r)	(w)(t)
Descri	Description: Job Control Re			rol Regist	ers 26					
Bit	Identifier			Reset	Attr.		Function / Description			
0dt0	SW_JOB	_START		0h		t	Start Job from SW 0 = don't care, 1 = Start			
1dt1	JOB_EN			0h	r	w	Job Enable 0 = disable, 1 = enable			
2dt2	HW_JOB	_START_	EN	0h	r	w	Start Job by Hardware 0 = disable, 1 = enable			
3dt3	HW_FLC	W_EN		0h	r	w	Hardware Triggered Flow F 0 = disabled, 1 = enabled			
4dt4	INTR_EN	1		0h	r	w	Interrupt Request Generatio $0 = disabled, 1 = enabled$	n Enable		

5dt5	JOB_RESET	0h	r		Reset Job (cancel running job) 0 = don't care, 1 = Cancel
7dt6	<notused></notused>	0h	r		all bits $=$ '0'
13dt8	HW_SELECT	00h	r	w	HW Job Start Selector (selects one from 64 inputs)
15dt14	<notused></notused>	0h	r		all bits $=$ '0'
20dt16	JOB_PRIO	00h	r	w	Job Priority (0-31)
23dt21	<notused></notused>	0h	r		all bits = '0'
31dt24	TRANSFER_PTR	00h	r	w	First Transfer Number of Job in Transfer List (0-255)

Registe	er:	GDMA_JOB27_	CTRL		·		Address:	7Ch	·
Bits:		31dt0	Reset va	alue:		00000000h	Attributes:	(r)	(w)(t)
Descrip	otion:	Job Co	ontrol Regis	ters 27				-	
Bit	Identifier		Reset	Attr.		Function / Description			
0dt0	SW_JOB	_START	0h		t	Start Job from SW 0 = don't care, 1 = Start			
1dt1	JOB_EN		0h	r	w	Job Enable 0 = disable, 1 = enable			
2dt2	HW_JOB	_START_EN	0h	r	w	Start Job by Hardware 0 = disable, 1 = enable			
3dt3	HW_FLC	OW_EN	0h	r	w	Hardware Triggered Flow $0 = \text{disabled}, 1 = \text{enable}$			
4dt4	INTR_EN	1	0h	r	w	Interrupt Request Generation $0 = \text{disabled}, 1 = \text{enabled}$			
5dt5	JOB_RES	SET	0h	r	w	Reset Job (cancel running 0 = don't care, 1 = Cancel			
7dt6	<notused< td=""><td>&gt;</td><td>0h</td><td>r</td><td></td><td>all bits <math>= 0'</math></td><td></td><td></td><td></td></notused<>	>	0h	r		all bits $= 0'$			
13dt8	HW_SEL	ECT	00h	r	w	HW Job Start Selector (sel	lects one from 64 in	nputs)	
15dt14	<notused< td=""><td>&gt;</td><td>0h</td><td>r</td><td></td><td>all bits <math>= 0'</math></td><td></td><td></td><td></td></notused<>	>	0h	r		all bits $= 0'$			
20dt16	JOB_PRI	0	00h	r	w	Job Priority (0-31)			
23dt21	<notused<sup>2</notused<sup>	>	0h	r		all bits $= 0'$			
31dt24	TRANSF	ER_PTR	00h	r	W	First Transfer Number of	Job in Transfer Lis	st (0-255)	

Registe	er:	GDMA_J	OB28_C	ΓRL				Address:	80h	
Bits:		31dt0		Reset va	t value:		00000000h	Attributes:	(r)	(w)(t)
Descrip	otion:		Job Cont	rol Regis	ters 28					
Bit	Identifier			Reset	Attr.		Function / Description	1		
0dt0	SW_JOB	_START		0h		t	Start Job from SW 0 = don't care, 1 = S	tart		
1dt1	JOB_EN			0h	r	w	Job Enable 0 = disable, 1 = enable	le		
2dt2	HW_JOB	_START_	EN	0h	r	w	Start Job by Hardward 0 = disable, 1 = enable			
3dt3	HW_FLC	W_EN		0h	r	w	Hardware Triggered F 0 = disabled, $1 = er$			
4dt4	INTR_EN	1		0h	r	w	Interrupt Request Ger 0 = disabled, 1 = ena			
5dt5	JOB_RES	SET		0h	r	w	Reset Job (cancel run 0 = don't care, 1 = C	e,		
7dt6	<notused< td=""><td>&gt;</td><td></td><td>0h</td><td>r</td><td></td><td>all bits <math>= 0'</math></td><td></td><td></td><td></td></notused<>	>		0h	r		all bits $= 0'$			
13dt8	HW_SEL	ECT		00h	r	w	HW Job Start Selector	r (selects one from 64 i	inputs)	
15dt14	<notused< td=""><td>&gt;</td><td></td><td>0h</td><td>r</td><td></td><td>all bits <math>= '0'</math></td><td></td><td></td><td></td></notused<>	>		0h	r		all bits $= '0'$			

20dt16	JOB_PRIO	00h	r	w	Job Priority (0-31)
23dt21	<notused></notused>	0h	r		all bits $= 0'$
31dt24	TRANSFER_PTR	00h	r	w	First Transfer Number of Job in Transfer List (0-255)

Registe	r:	GDMA_J	OB29_C	ΓRL	·	•	· · · · · ·	Address:	84h	
Bits:		31dt0		Reset va	lue:		00000000h	Attributes:	(r)	(w)(t)
Descrip	otion:		Job Cont	rol Regis	ters 29					
Bit	Identifier			Reset	Attr.		Function / Description			
0dt0	SW_JOB	_START		0h		t	Start Job from SW 0 = don't care, 1 = Start			
1dt1	JOB_EN	_EN		0h	r	w	Job Enable 0 = disable, 1 = enable			
2dt2	HW_JOB	JOB_START_EN		0h	r	w	Start Job by Hardware 0 = disable, 1 = enable			
3dt3	HW_FLC	Hardware Triggered Flow Enable								
4dt4	INTR_EN	1		Oh	r	w	Interrupt Request Generation Enable 0 = disabled, 1 = enabled			
5dt5	JOB_RES	SET		Oh	r	w	Reset Job (cancel running job) 0 = don't care, 1 = Cancel			
7dt6	<notused< td=""><td>&gt;</td><td></td><td>0h</td><td>r</td><td></td><td>all bits <math>= 0'</math></td><td></td><td></td><td></td></notused<>	>		0h	r		all bits $= 0'$			
13dt8	HW_SEL	ECT		00h	r	W	HW Job Start Selector (sele	ects one from 64 i	inputs)	
15dt14	<notused< td=""><td>&gt;</td><td></td><td>0h</td><td>r</td><td></td><td>all bits = '0'</td><td></td><td></td><td></td></notused<>	>		0h	r		all bits = '0'			
20dt16	JOB_PRI	0		00h	r	w	Job Priority (0-31)			
23dt21	<notused< td=""><td>&gt;</td><td></td><td>0h</td><td>r</td><td></td><td>all bits = '0'</td><td></td><td></td><td></td></notused<>	>		0h	r		all bits = '0'			
31dt24	TRANSF	ER_PTR		00h	r	w	First Transfer Number of J	ob in Transfer Li	st (0-255)	

Registe	r:	GDMA_JOB30	_CTRL	·			Address:	88h	·
Bits:		31dt0	Reset va	lue:		00000000h	Attributes:	(r)	(w)(t)
Descrip	otion:	Job C	Control Regist	ters 30				•	
Bit	Identifier		Reset	Attr.		Function / Description			
0dt0	SW_JOB	_START	0h t Start Job from SW 0 = don't care, 1 = Start						
1dt1	JOB_EN		0h	r	w	Job Enable 0 = disable, 1 = enable	2		
2dt2	HW_JOB	V_JOB_START_EN 0h r w Start Job by Hardware 0 = disable, 1 = enable							
3dt3	HW_FLC	W_EN	0h	r	w		rdware Triggered Flow Enable		
4dt4	INTR_EN	1	0h	r	w	Interrupt Request Gene 0 = disabled, 1 = enab			
5dt5	JOB_RES	SET	0h	r	w	Reset Job (cancel runn 0 = don't care, 1 = Car			
7dt6	<notused< td=""><td>&gt;</td><td>0h</td><td>r</td><td></td><td>all bits <math>= '0'</math></td><td></td><td></td><td></td></notused<>	>	0h	r		all bits $= '0'$			
13dt8	HW_SEL	ECT	00h	r	w	HW Job Start Selector	selects one from 64 i	inputs)	
15dt14	<notused< td=""><td>&gt;</td><td>0h</td><td>r</td><td></td><td>all bits <math>= 0'</math></td><td></td><td></td><td></td></notused<>	>	0h	r		all bits $= 0'$			
20dt16	JOB_PRI	0	00h	r	w	Job Priority (0-31)			
23dt21	<notused< td=""><td>&gt;</td><td>0h</td><td>r</td><td></td><td>all bits = '0'</td><td></td><td></td><td></td></notused<>	>	0h	r		all bits = '0'			
31dt24	TRANSF	ER_PTR	00h	h r w First Transfer Number of Job in Transfer List (0-25				st (0-255)	

Register:

GDMA\_JOB\_STATUS

Address:

Bits:	31dt0	Reset value:	00000000h	Attributes:	rh	
Description:	Job (30:0) 0 = not st					

Register:	GDMA_FINISHED	DMA_FINISHED_JOBS Address: 94h						
Bits:	31dt0	Reset value:	00000000h	Attributes:	rh	W		
Description:	(INTR_E	Job(30:0) State (write 1N independent)nished, 1 = finished	to clear)					

Registe	er:	GDMA_	ACTUAL	STATUS	•	· · · · ·	Address:	98h
Bits:		31dt0		Reset value:		0000001Fh	Attributes:	r(h)
Description: Actual Jo			b State					
Bit	Identifier			Reset	Attr.	Function / Description		
4dt0	ACT_JOI	3		1Fh	rh	Actual Job Number – the n	umber of the run	ning Job
5dt5	ACT_JOI	B_VAL		0h	rh	Actual Job Number Valid 0 = no job running, 1 = Job Number valid Note: this flag is needed fo	r ACT JOB = "	00000"
31dt6	<notused< td=""><td>&gt;</td><td></td><td>0000000 h</td><td>r</td><td>all bits <math>= '0'</math></td><td></td><td></td></notused<>	>		0000000 h	r	all bits $= '0'$		


Register:	GDMA_I	MA_IRQ_STATUS Address: 9Ch						
Bits:	31dt0		Reset value:	00000000h	Attributes:	rh	w	
Description:			ot finished,	INTR_EN dependent) (write	e 1 to clear)			

Registe	r:	GDMA_H	ERR_IRQ	STATUS	5			Address:	A0h	
Bits:		31dt0		Reset val	ue:		00000000h	Attributes:	r(h)	(w)
Descrip	otion:		Error inte	rrupt State	e registe	er				
Bit	Identifier			Reset	Attr.		Function / Description			
0dt0	ERR_DS	_DST_ADDR		0h	rh	w	DMA Destination Address Error (write 1 to clear) 0 = no Error, 1 = Error occurred			
5dt1	ERR_DS	Γ_ADDR_	JOB_NR	00h	rh		DMA Destination Address I	Error JOB number		
6dt6	ERR_AH	В		0h	rh	w	AHB Master Interface Error 0 = no Error, 1 = AHB Error		d	
11dt7	ERR_AH	AHB_JOB_NR		00h	rh		AHB Master Interface Error JOB number			
12dt12	ERR_JOE	B_START		0h	rh	w	Hardware start of Job occurr clear) 0 = no Error, 1 = Error	red befor Job is finis	hed (wr	ite 1 to
17dt13	ERR_JOE R	B_START	_JOB_N	00h	rh		Hardware start of Job occur number	red befor Job is finis	hed JOI	3
18dt18	ERR_AH	B_SLV_V	VRITE	0h	rh	w	8 or 16 bit write access on A clear) 0 = no Error, 1 = not allow		write 1	to
19dt19	ERR_AM	LHOLD		0h	rh	w	Addressmode of Source or I ESIZE and address are not a 0 = no Error, 1 = Error	Destination address i		) and
24dt20	ERR_AM	HOLD_	JOB_NR	00h	rh		ERR_AM_HOLD JOB num	ıber		
31dt25	<notused></notused>	>		00h	r		all bits = '0'			

Register:	GDMA_JOB_COU	DMA_JOB_COUNT Address: A4h							
Bits:	31dt0	Reset value:	00000000h	Attributes:	rh				
Description:	the GDM	A_JC_EN register. Each	d Jobs are active. Selection of Job has own enable bit here of the GDMA_MAIN_CTR	. The reset of Job Cou		0			

Registe	er:	REVISIO	N_CODE					Address:	A8h	
Bits:		15dt0 Reset va		Reset valu	Reset value:		0101h	Attributes:	r	
Descrip	Description: Revison Code register									
Bit	Identifier			Reset	Attr.		Function / Description			
7dt0	MINOR_	REVISIO	N	01h	r		minor revision $= 0x1$			
15dt8	MAJOR_	REVISIO	N	01h	r		major revision $= 0x1$			

## **DMA RAM:**



RAM Size = (n+1)\*16+(j+1)\*16 Byte

-- stack begins after last Transfer List entry: stack\_addr\_s <= std\_logic\_vector(conv\_unsigned (16\*(LIST\_SIZE+1),13));</pre>

## Figure 31: The DMA RAM address space.

Bit no.	Name	Description
31:0	SRC	Source Address

## DMA Transfer Record – Destination Address DEST\_ADDR

Bit no.	Name	Description
31:0	DEST	Destination Address

#### DMA Transfer Record - Transfer Control

Bit no.	Name	Description
31:24		reserved
23:22	SRC_AMODE	Source Address Mode
		00 = increment address
		10 = hold address
		x1 = reserved for future implementation = hold address
21:20	DEST_AMODE	Destination Address Mode (reserved = hold address)
		00 = increment address
		10 = hold address
		x1 = reserved for future implementation = hold address
19:18	BURST_MODE	00 = Single
		01 = INCR4
		10 = INCR8
		11 = INCR16
17:16		reserved

#### DMA Transfer Record – Transfer Count

Bit no.	Name	Description						
31	LAST_TR	ast Transfer of the Job						
30	EN_DMA_ACK	1 = set output HW_DMA_ACK if transfer is finished						
29:24		reserved						
23:22	ESIZE	Element size						
		00 = 8bit						
		01 = 16 bit						
		10 = 32 bit						
		11 = reserved						
21:16		reserved						
15:0	TR_COUNT	Transfer Count						
		0x0 = 1 element, $0xFFFF = 65536$ elements						

### DMA Stack - Source Address Stack

Bit no.	Name	Description
31:0	CSRC	Current Source Address

#### DMA Stack – Destination Address Stack

Bit no.	Name	Description
31:0	CDEST	Current Destination Address

## DMA Stack - Transfer Control Stack

Bit no.	Name	Description						
31:24		reserved						
23:22	SRC_AMODE	Source Address Mode						
		00 = increment address						
		0 = hold address						
		x1 = reserved for future implementation = hold address						
21:20	DEST_AMODE	Destination Address Mode						
		00 = increment address						
		10 = hold address						
		x1 = reserved for future implementation = hold address						
19:18	BURST_MODE	00 = Single						
		01 = INCR4						
		10 = INCR8						
		11 = INCR16						
15:8		reserved						
7:0	CTRANSFER	Current Transfer List Number to continue from after interruption						

## DMA Stack – Transfer Count Stack

Bit no.	Name	Description
31	LAST_TR	Last Transfer of the Job
		0 = not last, 1 = last

30	EN_DMA_ACK	1 = set output HW_DMA_ACK if transfer is finished
29:24		reserved
23:22	ESIZE	Element Size
		00 = 8 bit
		01 = 16 bit
		10 = 32 bit
		11 = reserved
21:16		reserved
15:0	CTR_COUNT	Current Transfer Count
		0x0 = 1 element, $0xFFFF = 63536$ elements

## 5.3.6 EMC-Register

Base address see Chapter 5.2.

## Address space:

Start Addr	·es				
s –	End_Address	Modul/I	Interface		
0h	34h	emc_reg		AHB	
Module	Register/Memory	Read	Write	Address	
/emc_reg	nc_reg				
	REVISION_CODE	r		0h	
	ASYNC_WAIT_CYCLE_CONFI				
	G	r	(w)	4h	
	SDRAM_CONFIG	r	(w)(t)(p)	8h	
	SDRAM_REFRESH	r(h)	(w)	Ch	
	ASYNC_BANK0	r	w	10h	
	ASYNC_BANK1	r	w	14h	
	ASYNC_BANK2	r	w	18h	
	ASYNC_BANK3	r	w	1Ch	
	EXTENDED_CONFIG	r	(w)	20h	
	AT_ADDR	rh		24h	
	LPEMR	r	(w)	28h	
	BF_CONFIG	r	(w)	2Ch	
	RECOV_CONFIG	r	(w)	34h	

## **Register description:**

A '0' is read from Software for each not specified Bit in the registers.

#### Module: /emc\_reg

Registe	r:	REVISI	ON_CO	DE				Address:		0h		
Bits:		31dt0		Reset v	alue:		04200803h		Attributes:		r	
Description: Revision Code												
Bit	Identifie	ntifier Reset Attr.				Function / Description						
10dt0	LABEL			003h	r		Release Label					
15dt11	INCREI	MENT		01h	r		Increment					
18dt16	PATCH Oh r			r		Patch Version						
20dt19	PLATFORM 0h r					Platform code						
31dt21	ID			021h	r		Identification code					

Registe	er:	ASYNC	ASYNC_WAIT_CYCLE_CONFIG Address: 4h							
Bits:		31dt0		Reset value:			40000080h	Attributes:	r	(w)
Description: Async. Wait Cycle Configuration register										
Bit	Identifie	er Reset Attr.				Function / Description				
19dt0	Odt0 MAX_EXT_WAIT		00080h	r	337	Maximum number of wait cycles. If an access is delayed by WAIT input for more than				

					[(MAX_EXT_WAIT+1) x 16] clocks, the access is completed.
23dt20	reserved_3	0h	r		reserved
24	BE_CTRL1	0h	r	W	Byte Enable Control Async. Bank 1: 0 = all Byte Enables low during read 1 = Byte Enable reflect AHB HSIZE during read
25	BE_CTRL2	0h	r	W	Byte Enable Control Async. Bank 2: 0 = all Byte Enables low during read 1 = Byte Enable reflect AHB HSIZE during read
26	BE_CTRL3	0h	r	W	Byte Enable Control Async. Bank 3: 0 = all Byte Enables low during read 1 = Byte Enable reflect AHB HSIZE during read
27	BE_CTRL4	0h	r	W	Byte Enable Control Async. Bank 4: 0 = all Byte Enables low during read 1 = Byte Enable reflect AHB HSIZE during read
29dt28	reserved_2	0h	r		reserved
30	WAIT_POLARITY	1h	r	W	WAIT input polarity 0 = low active 1 = high active
31	reserved_1	0h	r		reserved

Registe	er:	SDRAM	1_CONF	ΊG				Address:	8h	
Bits:		31dt0		Reset va	alue:		00002020h	Attributes:	r	(w)(t)(p )
Descrip	otion:		A write		egister s	starts a I	Load Mode Register sequence. ence is done (Bit 29 of register			itten after
Bit	Identifi	er		Reset	Attr.		Function / Description			
2dt0	PAGE_	PAGE_SIZE 0h		Oh	r	w	Page Size 000 = 8 Column address lines 001 = 9 Column address lines 010 = 10 Column address lines 011 = 11 Column address lines 100-111 = reserved			
3	reserve	d_1		0h	r	W	reserved			
6dt4	SDRAM		KS	2h	r	w	Number of banks inside SDR. 000 = 1 Bank 001 = 2 Bank 010 = 4 Bank 011-111 = reserved	AM		
7	reserve	d_2		0h	r	W	reserved			
10dt8	ROW_S	SIZE		Oh	r	wpt	Row Size 000 = 8 Row address lines 001 = 9 Row address lines 010 = 10 Row address lines 011 = 11 Row address lines 100 = 12 Row address lines 101 = 13 Row address lines 110 = 14 Row address lines 111 = 15 Row address lines Write protected as long as bit! A write starts a Mode Registe			= 0.
12dt11	reserve	d 3		0h	r		reserved			
13	CL	_		1h	r	wpt	CAS Latency 0 = 2 clocks 1 = 3 clocks			

				Write protected as long as bit29 in SDRAM_REFRESH = 0. A write starts a Mode Register Set to external SDRAM.
31dt14	reserved_4	00000h	r	reserved

Registe	er:	SDRAM	I_REFR	ESH		Address:	Ch					
Bits:		31dt0		Reset va	lue:		00000190h	Attributes:	r(h) (	(w)		
Descrip	otion:		SDRAM	I Refresł	Contro	l registe	ter					
Bit	Identifie	er		Reset	Attr.		Function / Description					
12dt0								cycles =				
28dt13	reserved	d_1	0000h r reserved									
29	INIT_DONE			0h	rh		SDRAM Initialization done 0 = default 1 = SDRAM initialization of 28670 clocks)	fter Hardware Res	set is done (need	ds		
30	AT 01			0h	rh		Async. Timeout 0 = default 1 = Async. access was finished because Wait Cycle Counter of pired.					
31	reserved	d_2		0h	r		reserved					

Registe	er:	ASYNO	C_BANK0				Address:	10h				
Bits:		31dt0	Reset	value:		3FFFFFF2h	Attributes:	r	w			
Descrip	otion:		Async. Bank (	Config	uration r	egister						
Bit	Identif	ier	Reset	Attr.		Function / Description						
1dt0	SIZE		2h	r	w	Bank Size 00 = 8 bit device 01 = 16 bit device 10 = 32 bit device 11 = reserved	$\begin{array}{l} 00 &= 8 \text{ bit device} \\ 01 &= 16 \text{ bit device} \end{array}$					
3dt2	MODE	2	Oh	r	w	Mode 00 = SRAM 01 = reserved 10 = reserved 11 = Burstflash ROM						
6dt4	R_HOI	LD	7h	r	w	Read Hold Cycles	ess lasts (R_HOLD + 1)	clocks.				
12dt7	R_STR	ROBE	3Fh	r	w	Read Strobe Duration Cycles Strobe Phase of read access (Read Enable = 0) lasts (R_STROBE + 1) clocks. Value 0 is not supported.						
16dt13	R_SU		Fh	r	W	Read Setup Cycles Setup Phase of read access lasts R_SU clocks.						
19dt17	W_HO	LD	7h	r	W	Write Hold Cycles	cess lasts (W_HOLD +	1) clocks.				
25dt20	W_STI	ROBE	3Fh	r	w	Write Strobe Duration			STROBE			
29dt26	26 W_SU Fh r w					Write Setup Cycles Setup Phase of write access lasts W SU clocks.						
30	EW Oh r					Extend Wait mode 0 = WAIT input = doi 1 = Wait input extends	n't care s access (valid in SRAM	mode only	r)			
31	WSM		0h	r	W	Wait input synchronisa 0 = 2 Flipflops	tion mode	·				

I = I Flipflop
----------------

Registe	er:	ASYNC	E_BANK1				Address:	14h				
Bits:		31dt0	Reset	alue:		3FFFFFF2h	Attributes:	r	w			
Descrip	otion:		Async. Bank 1	Config	uration	register						
Bit	Identifi	er	Reset	Attr.		Function / Description	n					
1dt0	SIZE		2h	r	w	Bank Size 00 = 8 bit device 01 = 16 bit device 10 = 32 bit device 11 = reserved	<ul> <li>a) = 8 bit device</li> <li>b) = 32 bit device</li> </ul>					
3dt2	MODE 0h r W $00 = SRAM$ 10 = reserved 11 = Burstflash ROM											
6dt4	R_HOI	LD	7h	r	W	Read Hold Cycles Hold Phase of read ac	read access lasts $(R_HOLD + 1)$ clocks.					
12dt7	Read Strobe Duration Cycles Strobe Phase of read access (Read Enable = 0) lasts (R. ST						TROBE +					
16dt13	R_SU		Fh	r	w	Read Setup Cycles	ccess lasts R_SU clocks.					
19dt17	W_HO	LD	7h	r	w	Write Hold Cycles	ccess lasts (W_HOLD + 1	l) clocks.				
25dt20	W_STI	ROBE	3Fh	r	w	Write Strobe Duration			STROBE			
29dt26	W_SU		Fh	r	w	Write Setup Cycles Setup Phase of write a	access lasts W_SU clocks					
30	EW		0h	r	w	Extend Wait mode 0 = WAIT input = do			()			
31	WSM		0h	r	w	Wait input synchronis 0 = 2 Flipflops 1 = 1 Flipflop	sation mode					

Registe	er:	ASYNO	_BANK	2				Address:	18h			
Bits:		31dt0		Reset va	lue:		3FFFFF2h	Attributes:	r	W		
Descri	ption:		Async. I	Bank 2 C	onfigur	ation re	egister					
Bit	Identifi	er		Reset	Attr.		Function / Description					
1 dt0	SIZE			2h	r	w	Bank Size 00 = 8 bit device 01 = 16 bit device 10 = 32 bit device 11 = reserved					
3dt2	MODE			Oh	r	w	Mode 00 = SRAM 01 = reserved 10 = reserved 11 = Burstflash ROM					
6dt4	R_HOLD 7			7h	r	w	Read Hold Cycles Hold Phase of read access lasts (R HOLD + 1) clocks.					
12dt7	R_STR	OBE		3Fh	r	w	Read Strobe Duration Cyc Strobe Phase of read acces	les		ROBE +		

					1) clocks. Value 0 is not supported.
16dt13	R_SU	Fh	r	W	Read Setup Cycles Setup Phase of read access lasts R_SU clocks.
19dt17	W_HOLD	7h	r	W	Write Hold Cycles Hold Phase of write access lasts (W_HOLD + 1) clocks.
25dt20	W_STROBE	3Fh	r	w	Write Strobe Duration Cycles Strobe Phase of write access (Write Enable = 0) lasts (W_STROBE + 1) clocks.
29dt26	W_SU	Fh	r	w	Write Setup Cycles Setup Phase of write access lasts W_SU clocks.
30	EW	0h	r	W	Extend Wait mode 0 = WAIT input = don't care 1 = Wait input extends access (valid in SRAM mode only)
31	WSM	0h	r	W	Wait input synchronisation mode 0 = 2 Flipflops 1 = 1 Flipflop

Registe	er:	ASYNC	C_BANK3	3	•	·		Address:	1Ch				
Bits:		31dt0	-	Reset va	alue:		3FFFFFF2h	Attributes:	r	w			
Descrip	otion:		Async. E	Bank 3 C	Configur	ation re	register						
Bit	Identifi	er		Reset	Attr.		Function / Description	L					
1dt0	SIZE			2h	r	w	Bank Size 00 = 8 bit device 01 = 16 bit device 10 = 32 bit device 11 = reserved						
3dt2	dt2 MODE 0h r w $00 = SRAM$ 01 = reserved 10 = reserved 11 = Burstflash ROM												
6dt4	- Hold Phase of read access lasts (R HOLD + 1) cl							clocks.					
12dt7	R_STR	OBE		3Fh	r	w	Read Strobe Duration Strobe Phase of read a 1) clocks. Value 0 is not support	ccess (Read Enable $= 0$ )	lasts (R_S	TROBE +			
16dt13	R_SU			Fh	r	w	Read Setup Cycles Setup Phase of read access lasts R_SU clocks.						
19dt17	W_HO	LD		7h	r	w	Write Hold Cycles	ccess lasts (W_HOLD + 1	) clocks.				
25dt20	W_STF	ROBE		3Fh	r	W	Write Strobe Duration Strobe Phase of write a + 1) clocks.	Cycles access (Write Enable = 0	) lasts (W_	STROBE			
29dt26	W_SU			Fh	r	w	Write Setup Cycles Setup Phase of write a	ccess lasts W_SU clocks.					
30	EW		_	0h	r	W	Extend Wait mode 0 = WAIT input = do			r)			
31	WSM			0h	r	W	Wait input synchronisa 0 = 2 Flipflops 1 = 1 Flipflop	ation mode					

Register:	EXTEN	DED_CON	IFIG	Address:	20h			
Bits:	31dt0	R	eset value:		01F70000h	Attributes:	r	(w)
Description: Extende		Extended (	Configuration re	egister				

Bit	Identifier	Reset	Attr.		Function / Description
6dt0	reserved_1	00h	r	w	reserved
7	AT_EN	0h	r	w	Async. Timeout Enable 0 = disabled 1 = enabled
8	SDRAM_DW	0h	r	w	SDRAM interface data width 0 = 32 bit 1 = 16 bit
9	MOBILE_SDRAM	Oh	r	w	Mobile SDRAM Mode 0 = disabled (1 SDRAM mode register) 1 = enabled (2 SDRAM mode register)
10	ASYNC_ADDR_MOD E	Oh	r	w	Async. Address Output Mode 0 = no address shift (ERTEC200 compatible) MA(23:0) = HADDR(23:0) 1 = address shift depending on configured memory datawidth datawidth = 8 bit : MA(23:0) = HADDR(23:0) datawidth = 16 bit : MA(23:0) = HADDR(24:1) datawidth = 32 bit : MA(23:0) = HADDR(25:2)
13dt11	reserved 2	0h	r	W	reserved
15dt14		0h	r	w	TRCD (RAS to CAS delay) 00 = 2 clocks 01 = 3 clocks 10 = 4 clocks 11 = reserved
18dt16	SDRAM_BL	7h	r	w	SDRAM Burst Length This value is written into SDRAM Mode Register. 000 = 1 (32 bit SDRAM interface only) 001 = 2 (16 bit SDRAM interface only) 010 = 4 (not supported) 011 = 8 100-110 = reserved 111 = continuous/full page (recommended)
19	reserved_3	0h	r		reserved
23dt20	TRFC	Fh	r	w	AUTO REFRESH period (cycle) time Minimum time between to AUTO REFRESH commands in clocks 0x0 = reserved 0x1 = 4 clocks : 0xF = 18 clocks
24	ADB	1h	r	W	active data bus 0 = disabled 1 = enabled
25	reserved_4	0h	r	w	reserved
26	BFODM	Oh	r	w	BurstflashROM Output Delay Mode 0 = XBF_AVD is delayed with register clocked by input Burst flashROM clock 1 = XBF_AVD is delayed with delay buffer . Value required for operation of ERTEC 200P = 1
27	SODM	0h	r	w	<ul> <li>SDRAM Output Delay Mode</li> <li>0 = outputs are delayed with register clocked by input SDRAM clock</li> <li>1 = outputs are delayed with delay buffers Value required for operation of ERTEC 200P = 1</li> </ul>
28	TM4	0h	r	w	Test Mode bit 4 0 = normal operation 1 = async write data outputs toggle 1 clock after address outputs
29	TM2	0h	r	w	Test Mode bit 2 0 = normal operation

					1 = all SDRAM reads/writes are of type miss (32 bit SDRAM only)
30	TM1	0h	r	w	Test Mode bit 1 0 = normal operation 1 = SDRAM initialization delay after reset is cleared
31	reserved_5	0h	r	w	reserved

Register:	AT_AD	DR	· · ·		Address:	24h		
Bits:	31dt0		Reset value: 00000000h		Attributes:	rh		
Description:		Async. Timeout Address register Contains after asyc. timeout address of the access, which was finished with timeout.						

Registe	r:	LPEM	٤					Address:		28h	
Bits:		31dt0		Reset va	lue:		00000000h	Attributes:		r	(w)
Descrip	otion:			wer Exte ue is writ			gister ded Mode Register of Mobile	SDRAM			
Bit	Identifie	er		Reset	Attr.		Function / Description				
12dt0	LPEMR	ł		0000h	r	W	This value is written into Ext SDRAM. See Mobile SDRAM datashe	-	ister o	f Mobil	e
31dt13	reserved	d_1		00000h	r		reserved				

Registe	er:	BF_CO	NFIG					Address:	2Ch	
Bits:		31dt0	F	Reset va	alue:		00000000h	Attributes:	r	(w)
Descri	ption:		Burstflasl	h ROM	Config	uration	n register			
Bit	Identif	ier	F	Reset	Attr.		Function / Description			
0	BF_CI	.K_F	C	Dh	r	w	Clock Frequency 0 = Burstflash clock = Value required for c 1 = Burstflash clock = (HCLK = AHB cloce)	operation of ERTEC 20 HCLK	00P = 0	
1	BF_CL	.K_EN	c	)h	r	w	Clock Enable 0 = Burstflash Clock alv 1 = Burstflash clock tog		ined in bit 3	
2	AVD_3	MODE	C	)h	r	w	Address Valid output m 0 = AVD always low 1 = AVD toggles	ode		
3	BF_CI	OV	C	)h	r	w	Clock Disable Value 0 = Burstflash Clock fix 1 = Burstflash Clock fix			
7dt4	reserve	ed_1	C	)h	r	w	reserved			
10dt8	RM		C	)h	r	w	Read Mode 000 = Continuos 001 = 8-word linear wi 010 = 16-word linear w 011 = 32-word linear w 100 = reserved 101 = 8-word linear wi 110 = 16-word linear w 111 = 32-word linear w	ithout wrap around ithout wrap around ith wrap around ith wrap around		
13dt11	reserve	ed_2	C	)h	r	w	reserved	1		
14	RDY_I	– DELAY	C	)h	r	w	Ready Delay Mode 0 = RDY active with da 1 = RDY active one clo			

15	SYNC_READ	0h	r	w	Set Device Read Mode 0 = Asynchronous Read Mode 1 = Synchronous Read (Burst Mode) enabled
19dt16	AVD_DELAY	0h	r	w	AVD delay 0000 = 1 AHB clock  1111 = 16 AHB clocks Delay after falling edge of chip select to falling edge of AVD
22dt20	AVD_PW	Oh	r	w	AVD pulse width 000 = 1 AHB clock  111 = 8 AHB clocks
23	reserved_3	0h	r	w	reserved
31dt24	reserved_4	00h	r		reserved

Registe	er:	RECOV	CONFIG				Address:	34h	
Bits:		31dt0	Reset v	alue:		00000000h	Attributes:	r	(w)
Descrip	otion:		Recovery Phase	Config	guration	register			
Bit	Identifi	er	Reset	Attr.		Function / Description			
3dt0	RECOV	70	0h	r	w	Async. Bank 0 Recovery Pha 0000 = no recovery Phase 0001 = 1 clock 0010 = 2 clocks  1111 = 15 clocks	se		
7dt4	RECOV	/1	0h	r	w	Async. Bank 1 Recovery Pha 0000 = no recovery Phase 0001 = 1 clock 0010 = 2 clocks  1111 = 15 clocks	se		
11dt8	RECOV	/2	0h	r	w	Async. Bank 2 Recovery Pha 0000 = no recovery Phase 0001 = 1 clock 0010 = 2 clocks  1111 = 15 clocks	se		
15dt12	RECOV	/3	0h	r	w	Async. Bank 3 Recovery Pha 0000 = no recovery Phase 0001 = 1 clock 0010 = 2 clocks  1111 = 15 clocks	se		
31dt16	reserve	d_1	0000h	r		reserved			

# 5.3.7 I<sup>2</sup>C register

Base addresses see Chapter 5.2. Access to the I<sup>2</sup>C register is effected through "32-bit" addresses.

## Adress space:

Start_Addr	es			
s –	End_Address	Modul/M	lemory_Name	Interface
0h	68h	i2c		APB
Module	Register/Memory	Read	Write	Address
/i2c				
-	MI2C ADDR	r	w	0h
	MI2C DATA	rh	w	4h
	MI2C_CNTR	r(h)	(w)	8h
	MI2C_STAT	rh		Ch
	MI2C_XADDR	r	w	10h
	MI2C_SOFTWARE_RESET		W	1Ch
	EX_CTRL_1	r(h)	(w)	20h
	EX_ADDR_1	r	W	24h
	EX_DATA_OUT_1	r	W	28h
	EX_DATA_IN_1	rh		2Ch
	EX_CTRL_2	r(h)	(w)	30h
	EX_ADDR_2	r	W	34h
	EX_DATA_OUT_2	r	W	38h
	EX_DATA_IN_2	rh		3Ch
	EX_CTRL_3	r(h)	(w)	40h
	EX_ADDR_3	r	W	44h
	EX_DATA_OUT_3	r	W	48h
	EX_DATA_IN_3	rh		4Ch
	EX_CTRL_4	r(h)	(w)	50h
	EX_ADDR_4	r	w	54h
	EX_DATA_OUT_4	r	W	58h
	EX_DATA_IN_4	rh		5Ch
	ERROR_SLAVE_ADDRES	r	W	60h
	SW I2C EN	r	w	64h
	SW I2C CTRL	r(h)	(w)	68h

## **Register description:**

#### Module: /i2c

Registe	er:	MI2C_AI	DDR					Address:	0h	
Bits:		7dt0		Reset v	alue:		00h	Attributes:	r	w
Descrij	ption:		Slave Adı	ress						
Bit	Identifier			Reset	Attr.		Function / Description			
0	GCE			0h	r	W	General Call adress enable			
1	SLA0			0h	r	w	Slave Adress (1-0), Extended	d Adress (9-8)		

2	SLA1	0h	r	W	Slave Adress (1-0), Extended Adress (9-8)
3	SLA2	0h	r	W	Slave Adress (6-2)
4	SLA3	0h	r	w	Slave Adress (6-2)
5	SLA4	0h	r	w	Slave Adress (6-2)
6	SLA5	0h	r	w	Slave Adress (6-2)
7	SLA6	0h	r	W	Slave Adress (6-2)

Register:	MI2C_DATA	· · · ·		Address:	4h	
Bits:	7dt0	Reset value:	00h	Attributes:	rh	w
Description:	Transfer	Data Register; Receive	e-/Transmit-Data			

Regis	ter:	MI2C_C	NTR		,			Address:	8h	
Bits:		7dt2	]	Reset v	alue:		00h	Attributes:	r(h)	(w)
Descr	ription:									
Bit	Identifier		]	Reset	Attr.		Function / Description			
2	AAK			0h	r	W	Assert acknowledge			
3	IFLG			0h	rh		Interrupt flag			
4	STP			0h	rh	W	Master mode stop			
5	STA			0h	rh	w	Master mode start			
6	ENAB			0h	r	w	Bus enable			
7	IEN		(	0h	r	w	Interrupt enable			

Register:	MI2C_S	STAT			Address:	Ch	
Bits:	7dt0		Reset value:	F8h	Attributes:	rh	
Description:		00h: Bus08h: STA10h: Rep18h: Add20h: Add28h: Data30h: Data38h: Arb:40h: Add48h: Add50h: Data58h: Data60h: Slav60h: Slav68h: Arbi70h: Gen78h: Arbi80h: Data88h: Data90h: Data98h: Data90h: Data98h: Data80h: ArbiB0h: ArbiB0h: ArbiB8h: DataC0h: DataC0h: DataC0h: DataC0h: DataC0h: DataC0h: DataC0h: SecD0h: Sec	error IRT condition transmi eated START condition ress + write bit transmi ress + write bit transmited a byte transmitted in magnetic a byte transmitted in magnetic ress + read bit transming a byte received in massion byte received in massion a byte received in massion a byte received in massion a byte received after sing a byte received after sing byte received after sing a byte received after sing byte transmitted in sing a byte transmitted in sing t byte transmitted	on transmitted nitted, ACK received nitted, ACK not received naster mode, ACK receive naster mode, ACK not receive s or data byte	d eived d hitted t + write bit received, ACk ddress received, ACk K transmitted ACK transmitted ACK transmitted transmitted ACK transmitted we mode + read bit received, A i ived	C transmitted	

	E0h: Second Address byte + read bit transmitted, ACK received
	E8h: Second Address byte + read bit transmitted, ACK not received
	F8h: No relevant status information, IFLG=0

Regi	ster:	MI2C_XAD	DR				Address:	10h	
Bits:		7dt0	Res	et value	:	00h	Attributes:	r	w
Desc	ription:	Ex	tented Slav	e Adres	s			-	
0	SLAX0	·	0h	r	W	Extended Slave Address			
1	SLAX1		0h	r	w	Extended Slave Address			
2	SLAX2		0h	r	w	Extended Slave Address			
3	SLAX3		0h	r	w	Extended Slave Address			
4	SLAX4		0h	r	w	Extended Slave Address			
5	SLAX5		0h	r	W	Extended Slave Address			
6	SLAX6		0h	r	w	Extended Slave Address			
7	SLAX7		0h	r	w	Extended Slave Address			
Regi	ster:	MI2C_SOFT	WARE_RI	ESET			Address:	1Ch	
Bits:		7dt0	Res	et value	:	00h	Attributes:		w
Desc	ription:	So	ftware Rese	et					

Register:		EX_CTRL_1	•				Address:	20h		
Bits:	Sits: 7dt0		Reset value:			0h	Attributes:	r(h)	(w)	
Desci	ription:	Control	register	for IO e	xpande	r 1.				
Bit	Identifier		Reset	Attr.		Function / Description				
0	MODE	MODE			w	0 = Service on demand, default 1 = Periodic service				
1	OUT	OUT			w	<ul> <li>0 = Write service off, default</li> <li>1 = Write service on</li> <li>Send output data as specified in MODE</li> </ul>				
2	IN		0h	rh	w	0 = Read service off, default 1 = Read service on Read input data as specified				
3	BUSY		0h	rh		Read-only. 0 = Currently inactive, defau 1 = Currently active				
4	ERROR		0h	rh		Read-only. 0 = No Error, default 1 = Error occured				
7	SCL_Tog	gle	0h	r	w	SCL toggle bit: '0' keeps SCI	L high, '1' pulls SO	CL to low.		

Register:	EX_ADD	R_1	· · · ·	Address:	24h			
Bits:	7dt0		Reset value:	00h		Attributes:	r	W
Description: Slave add			ress for expander 1.					

Register:	EX_DAT	A_OUT_1		Address:	28h		
Bits:	7dt0		Reset value:	00h	Attributes:	r	w
Description:		Send data	for expander 1.				

Register:	EX_DAT	A_IN_1		Address:	2Ch		
Bits: 7dt0			Reset value:	00h	Attributes:	rh	
Description:		Read data	for expander 1.				

Regis	ter:	EX_CTR	L_2					Address:	30h	
Bits:		4dt0	]	Reset v	alue:		0h	Attributes:	r(h)	(w)
Descr	iption:		Control re	gister f	for IO e	xpander	: 2.			
Bit	Identifier		]	Reset	Attr.		Function / Description			
0	MODE			0h	r	w	0 = Service on demand, default 1 = Periodic service			
1	OUT			0h	rh	w	<ul> <li>0 = Write service off, default</li> <li>1 = Write service on</li> <li>Send output data as specified in MODE</li> </ul>			
2	IN			0h	rh	w	<ul> <li>0 = Read service off, default</li> <li>1 = Read service on</li> <li>Read input data as specified in MODE</li> </ul>			
3	BUSY			0h	rh		Read-only. 0 = Currently inactive, default 1 = Currently active			
4	ERROR 0			0h	rh		Read-only. 0 = No Error, default 1 = Error occured			

Register:	EX_ADD	R_2		 Address:	34h		
Bits:	7dt0		Reset value:	00h	Attributes:	r	w
Description:	Slave address for expande						

Register:	EX_DAT	A_OUT_2	2	- · · ·	Address:	38h	h	
Bits:	7dt0		Reset value:	00h		Attributes:	r	w
Description: Send data for expander 2.								

Register:	EX_DAT	A_IN_2			 Address:	3Ch	
Bits:	7dt0		Reset value:	00h	Attributes:	rh	
Description:	tion: Read data for ex						

Regis	ter:	EX_CTR	L_3			·		Address:	40h	·	
Bits:		4dt0	ł	Reset v	alue:		0h	Attributes:	r(h)	(w)	
Desci	ription:		Control reg	gister f	`or IO e	xpander	er 3.				
Bit	Identifier		I	Reset	Attr.		Function / Description				
0	MODE		(	0h	r	w	0 = Service on demand, default 1 = Periodic service				
1	OUT			0h	rh	w	<ul> <li>0 = Write service off, default</li> <li>1 = Write service on</li> <li>Send output data as specified in MODE</li> </ul>				
2	IN			Oh	rh	w	<ul> <li>0 = Read service off, default</li> <li>1 = Read service on</li> <li>Read input data as specified in MODE</li> </ul>				
3	BUSY			Oh	rh		Read-only. 0 = Currently inactive, default 1 = Currently active				
4	ERROR		0	Oh	rh		Read-only. 0 = No Error, default 1 = Error occured				

Register:	EX_ADDR_3	•		Address:	44h	
Bits:	7dt0	Reset value:	00h	Attributes:	r	w

Description: Slave address for expander 3.	Description:	Slave address for expander 3.
--	--------------	-------------------------------

Register:	EX_DAT	A_OUT_3	1	Address:	48h		
Bits:	7dt0		Reset value:	00h	Attributes:	r	w
Description: Send			for expander 3.				

Register:	EX_DAT	A_IN_3		· · · ·	Address:	4Ch		
Bits:	7dt0		Reset value:	00h		Attributes:	rh	
Description: Read da			for expander 3.					

Regis	ter:	EX_CTR	L_4		·	·		Address:	50h	·
Bits:		4dt0		Reset v	value:		0h	Attributes:	r(h)	(w)
Descr	ription:		Control r	egister f	for IO e	xpande	r 4.			
Bit	Identifier			Reset	Attr.		Function / Description			
0	MODE			0h	r	w	0 = Service on demand, default 1 = Periodic service			
1	OUT			0h	rh	w	<ul> <li>0 = Write service off, default</li> <li>1 = Write service on</li> <li>Send output data as specified in MODE</li> </ul>			
2	IN			0h	rh	w	<ul> <li>0 = Read service off, default</li> <li>1 = Read service on</li> <li>Read input data as specified in MODE</li> </ul>			
3	BUSY			0h	rh		Read-only. 0 = Currently inactive, default 1 = Currently active			
4	ERROR			0h	rh		Read-only. 0 = No Error, default 1 = Error occured			

Register:	EX_ADDR_4			Address:	54h	
Bits:	7dt0	Reset value:	00h	Attributes:	r	w
Description:	Slave add	dress for expander 4.				

Register:	EX_DAT	A_OUT_4	ļ	 Address:	58h		
Bits:	7dt0		Reset value:	00h	Attributes:	r	w
Description:	Send data for expander 4.						

Register:	EX_DAT	A_IN_4		Address:	5Ch		
Bits:	7dt0		Reset value:	00h	Attributes:	rh	
Description: Read data		for expander 4.					

Registe	er:	ERROR_	SLAVE_A	DDRE	SS			Address: 60h		
Bits:	its: 7dt0			Reset value:			FAh	Attributes:	r	w
					yet address used to automatically create a stop condition following a failed state activates this automatic action.					
Bit	Identifier			Reset	Attr.		Function / Description			
0	ERR_ON_OFF			0h	r		$Err_on_off = '0'$ : Error routine off (default). Err on off = '1': Error routine on.			
7dt1	dt1 ERROR_SLAVE_ADDRES 7Dh			7Dh	r	w	Fictive target address			

Register:	SW_I2C_EN	N		Address:	64h		
Bits:	0dt0 I		Reset value:	0h	Attributes:	r	w
Description:		oftware = disat = enab					

Regis	ster:	SW_I20	C_CTRL	•				Address:	68h			
Bits:		3dt0		Reset v	value:		Fh Attributes: r(h)					
Desc	ription:		Software	I2C cor	ntrol reg	gister.						
Bit Identifier Rese			Reset	Attr.		Function / Description						
0	SW_SCL	_0		1h	r	W	Software I2C clock output: $SW_SCL_O = '1' : I2C$ clock output is tristate (default). $SW_SCL_O = '0' : I2C$ clock output is '0'.					
1	SW_SDA	<u>_</u> 0		1h	r	w	Software I2C data output: SW_SDA_O = '1' : I2C data output is tristate (default). SW_SDA_O = '0' : I2C data output is '0'.					
2	SCL_I			1h	rh		I2C clock output: $SCL_I = '1' : I2C clock line = '1'.$ SCL I = '0' : I2C clock line is '0'.					
3	SDA_I			1h	rh		I2C clock output: SDA_I = '1' : I2C data line SDA_I = '0' : I2C clock line					

### 5.3.8 System-Control-Register-Block (SCRB)

Basisadresse: siehe Kap. 5.2.

#### Adressraum:

Start_Add				-
S of	End_Address		lemory_Name	Interface
0h	B8h	SCRB		APB
Module	Register/Memory	Read	Write	Address
SCRB	Register/Weinory	Keau	write	Auuress
SCRD	ID REG	r		0h
	BOOT REG	rh		4h
	CONFIG REG	rh	(w)	8h
	ASYN RES CTRL REG	rh	w	Ch
	SYN RES CTRL REG	r	w	10h
	RES STAT REG	rh		14h
	PLL STAT REG	rh		18h
	QVZ AHB ADR	rh		1Ch
	QVZ AHB CTRL	rh		20h
	QVZ AHB M	rh		24h
	QVZ APB ADR	rh		28h
	QVZ_MB_ADR	rh		2Ch
	MEM SWAP	r	W	30h
	ERTEC200PLUS TAG	r		38h
	AHB BURSTBREAKER	r	W	44h
	CCR I2C	r	W	50h
	EDC EVENT	rh	W	54h
	EDC INIT DONE	rh		58h
	ТСМ926 МАР	r	W	5Ch
	GPIO INT POLSEL	r	W	60h
	EDC PARITY EN	r	W	64h
	MODUL ACCESS ERR	rh	W	68h
	RES SOFT RETURN ADDR		W	6Ch
	DRIVE EMC	r	W	78h
	DRIVE15 0GPIO	r	W	7Ch
	DRIVE31 16GPIO	r	w	80h
	DRIVE47 32GPIO	r	W	84h
	DRIVE63 48GPIO	r	W	88h
	DRIVE79 64GPIO	r	W	8Ch
	DRIVE95 80GPIO	r	w	90h
	PULL15 0GPIO	rh	w	94h
	PULL31 16GPIO	rh	w	98h
	PULL47 32GPIO	rh	w	9Ch
	PULL63 48GPIO	rh	w	A0h
	PULL79 64GPIO	rh	w	A4h
·	PULL95 80GPIO	rh	w	A8h
	XHIF MODE	r	W	B8h

### **Register description:**

A '0' is read from Software for each not specified Bit in the registers.

Modul	e: /SCRB								
Registe	er:	ID_REG					Address:	0h	
Bits:		31dt0	1dt0			40280100h	Attributes:	r	
Descrip	otion:		Identification El	RTEC200	Р				
Bit	Identifier			Reset	Attr.	Function / Descrip	Function / Description		
7dt0	MET_FIX			00h	r	Metall-Fix: 00h	Metall-Fix: 00h		
15dt8	HW_R			01h	r	HW-Release: 01h	HW-Release: 01h		
31dt16	COMP			4028h	r	ERTEC 200P iden	tifier 4028h		

Regis	ter:	BOOT_REG						Address:	4h	
Bits:		3dt0		Reset value: 0h			0h	Attributes:	rh	
Descr	Description: Boot mode				e pins BOOT (3:0) can be read					
Bit	Bit Identifier				Attr.		Function / Description			
0	BOOT_0	OOT_0			rh		The value present at the Boot(0) pin is latcher when the PowerOn Reset is deactivated			ned in
1	BOOT_1			0h	rh			t at the Boot(1) p On Reset is deacti		ned in
2	BOOT_2			0h	rh		The value present at the Boot(2) pin is latch when the PowerOn Reset is deactivated			ned in
3	BOOT_3			0h	rh	The value present at the Boot(3) pin is la when the PowerOn Reset is deactivated				ned in

Registe	er:	CONFIG_REG			•			Address:	8h	÷
Bits:		6dt0		Reset value: 0h			0h	Attributes:	rh	(w)
Descri	ption:		ERTEC 200P C	Config Pins CONFIG(6:0) readable, Config-REG(6-3) writa					table	
Bit	Identifier			Reset	Attr.		Function / Description			
0	CONF_0	NF_0			rh		The value present at the Config(0) pin is latched in when the PowerOn Reset is deactivated. (see Chapter 4.2)			
1	CONF_1	DNF_1			rh		The value present at the Config(1) pin is latched in when the PowerOn Reset is deactivated. (see Chapter 4.2)			
2	CONF_2	CONF_2			rh		The value present at the Config(2) pin is lated in when the PowerOn Reset is deactivated. (see Chapter 4.2)			
6dt3	CONF_6_3			Oh	rh	w	The value present at latched in when the vated and after deac extended system res Subsequently the va access (see Chapter 4.2)	PowerOn Rese tivation of the et imported int	t is dead internall o the reg	cti- ly gister.

Register:	ASYN_RES_CT	RL_REG	Address: Ch				
Bits:	31dt0		Reset value:	28h	Attributes:	rh	w
Description:		Resetting is effe	for resetting the ERT cted for EN_WD_RE PN-IP_CORE via XI	S_PN via <b>XRES_P</b>	NIP,		

	r.	The other Bits are resett	ed via X	RES	S_SYS.
Bit	Identifier	Reset	Attr		Function / Description
0	WD_RES_FREI_ARM926	0h	rh	w	1: Enable Watchdog Reset for the ARM926
1	RES_SOFT	Oh	rh	w	1:Asynchronous Software Reset (non-storing, PULSE_DUR forms reset length) resets all except PN-IP
2	RES_SOFT_PN	Oh	rh	w	1: Asynchronous Software Reset (non-storing, PULSE_DUR forms reset length) resets only the PN-IP
3	EN_WD_RES_PN	1h	rh	W	0: PN-IP are not reset at the ARM926 Watch- dog Reset 1: PN-IP are reset at the ARM926 Watchdog Reset
4	<reserved></reserved>	Oh	rh		
5	<reserved></reserved>	1h	rh		
6	RES_SOFT_ARM926_CORE	Oh	rh	w	1: Asynchronous Software Reset (non-storing, PULSE_DUR forms reset length) resets only the ARM926EJ-S Core system
7	<reserved></reserved>	0h	rh		
31dt16	PULSE_DUR	0000h	rh	w	Pulse duration of the SW Resets RES_SOFT, RES_SOFT_PN, ARM926 Watchdog and PN-IP Watchdog Reset TRES_PULSE = (8 x n + 8) x TCLK TCLK: APB cycle period (1/125 MHz = 8 ns) n: Value of PULSE_DUR (0 65535) The integrated PHYs require a reset duration of > 100 us. Therefore n > 1562 has to be set

Regist	ter:	SYN_RES_CTR	RL_REG	_REG					10h	
Bits:		2dt0		Reset value:		0h	Attributes:	r	W	
Description: Control regist			Control register	er for synchronous resetting of the ERTEC 200P						
Bit	Identifier			Reset	Attr		Function / Description			
0	SYN_RES_PE	ER_IF		Oh	r		0: No synchronous reset for PER-IF 1: Synchronous reset for PER-IF (storing)			
1	SYN_RES_HOST			0h	r		0: No synchronous reset for Host Interface 1: Synchronous reset for Host Interface (stor			
2	SYN_RES_PN_IP			0h	r		0: No synchronous 1 1: Synchronous rese			

Regist	er:	RES_STAT_R	EG	·			Address:	14h	
Bits:		3dt0		Reset value:		4h	Attributes:	rh	
Description: Only the bi reset.				register for resetting the ERTEC 200P. he bit of the last reset event that occurred is set always. The two other					ure
Bit	Identifier				Attr.	Function / Description			
0	ARM926_WD	OG_RES		0h	rh	1: Last reset was reset via the ARM926 Wat dog			tch-
1	SW_RES			0h	rh	1: Last reset was reset via the Software Rese			et
2	PWRON_HW_RES			1h	rh	1: Last reset was reset via a PowerOn or H ware Reset		n or Ha	rd-
3	SW_RES_ARM926			0h	rh	1: Last reset was reset via the Software Re ARM926 Core			et

Regis	ter:	PLL_STAT_RE	EG				Address:	18h	
Bits:		1 dt0		Reset value:		1h	Attributes:	rh	
Desci	ription:		Status register f	er for PLL of the ERTEC 200P					
Bit	Identifier			Reset	Attr.	Function / Descript	tion		
0	LOCK			1 h	rh	Lock: Latching in a status of the PLL: 0: PLL is unlocked 1: PLL is locked This bit represents PLL. Only readable		Ĩ	
1	LOSS			0h	rh	Loss: Monitoring s 1: PLL Input Clock 0: PLL Input Clock This bit shows the the PLL Input Cloc Only readable	a not recognized a exists current monitor	1	s of

Register:	QVZ_AHB_ADR			Address:	1Ch	
Bits:	31dt0	Reset value:	00000000h	Attributes:	rh	
Description: Address of a false addressing at the Multi Layer AHB						

Regist	ter:	QVZ_AHB_CT	RL		<u> </u>		Address:	20h	÷
Bits:	its: 6dt0			Reset value:		0h	Attributes:	rh	
Description: Control signa			Control signals	ls of a false addressing at the Multi Layer			yer AHB		
Bit	Identifier			Reset	Attr.	Function / De	Function / Description		
0	R_W			0h	rh	Read/Write 0: read 1: write			
3dt1	HSIZE			0h	rh	HSIZE			
6dt4	HBURST			0h	rh	HBURST			

Regist	er:	QVZ_AHB_M						Address:	24h	
Bits:		5dt0		Reset value:		0h	Attributes:	rh		
Descri	ption:		Master identifie	r of a false a	addre	ssing	, at the Multi Layer A	AHB		
Bit	Identifier			Reset	Attr.		Function / Descripti	on		
0	ARM_I			0h	rh		ARM926-I			
1	ARM_D			0h	rh		ARM926-D			
2	<reserved></reserved>			0h	rh					
3	PN			0h	rh		PN-IP			
4	GDMA			0h	rh		GDMA			
5	HOSTIF			0h	rh		Host Interface			

Register:	QVZ_APB_ADI	R	· · · · · · · · · · · · · · · · · · ·		Address:	28h	
Bits:	31dt0		Reset value:	00000000h	Attributes:	rh	
Description:		Address of a fals	se addressing at the A	PB			

Register:	QVZ_EMC_ADR			Address:	2Ch	
Bits.	31dt0	Reset value:	00000000h	Attributes:	rh	

Descript	tion:
Deberip	cion.

#### Address that resulted in time-out at the EMC

Regist	er:	MEM_SWAP						Address:	30h	
Bits:		1dt0		Reset value: 0h			0h	Attributes:	r	w
Description.			Memory Swapping in Segment 0 on the AHB (ROM, EM Memory, I/D-TCM)					C-SDRAM, EM	C-Stan	dard-
Bit	Identifier			Reset	Attr		Function / Descripti	on		
1 dt0	SWAP			Oh	r	w	Selection of the mer AHB: 00: Boot ROM as of 01: EMC-SDRAM a 64 MB) 10: EMC-Standard- the first 64 MB) 11: reserved (no me access time-out (QV	f Adr 0h as of Adr 0h (onl Memory as of Ad mory area laid to	y the f dr 0h (d	ĭrst only

Registe	er:	ERTEC200PLU	S_TAG		- • · ·		Address:	38h	·
Bits:		31dt0		Reset value: 8		800h	Attributes:	r	
Description: Tag Numb			Tag Number of	the curren	t switch	ing state			
Bit	Identifier			Reset	Attr.	Function / Description			
10dt0	R_LABEL			000h	r	R-label			
15dt11	INKREMENT_NR			01h	r	Increment No. (is not used, see ID_REG SI HW R)			ice
18dt16	PATCH_NR			0h	r	Patch No. (is not MET_FIX)	used, see ID_RE	G Slice	
20dt19	PLATFORM			0h	r	Platform:00 = ASIC, 01 = FPGA, 10 served, 11 = user-defined		$A, 10 = r_0$	e-
31dt21	IDENTIFICAT	ΓΙΟΝ		000h	r	Identification (is not used, see ID_REG Slice COMP)			ce

Registe	er:	AHB_BURSTB	REAKER		•	•		Address:	44h	
Bits:		23dt0		Reset value:		0h	Attributes:	r	w	
IDLE transf			Maximal numbe IDLE transfer.	number of beats in an ARM9 burst. Longer bursts are split by insertingsfer.					serting	an
Bit	it Identifier			Reset	Attr.		Function / Description			
7dt0	NR_ADDR_ARM926_D			00h	r	w	0: bypass 1-255: max. number AHB port	of addresses at	ARM9	26-D
15dt8	5dt8 NR_ADDR_ARM926_I			00h	r	w	0: bypass 1-255: max. number AHB port	of addresses at	ARM9	26-I
23dt16	3dt16 <reserved></reserved>			00h	r					

Registe	er:	CCR_I2C		•		Address:	50h		
Bits:			Reset value: 7		7Ch	Attributes:	r	w	
Description: Clock Contro rate.			egister for tl	he I2	C_3 i	interface divider valu	e for determini	ng the b	vit
Bit			Reset	Attr. Function / Description					
7dt0			7Ch	r	w	Divider value for de fBR = fCLK/(CCR fCLK = fAPB =125 fBR: Bit rate clock ( fCLK: I2C interface	_I2C+1); 5 MHz in the I2 (I2C)	С	

		for fBR = $1$ MHz and fCLK = $125$ MHz:
		$CCR_{I2C} = 124(dec.)$

Regis	ster:	EDC_EVE	NT					Address:	54h	
Bits:		17dt0		Reset val	lue:		0h	Attributes:	rh	w
Desci	ription:		EDC Event Re	gister - to o	delete t	the re	egister has to be o	verwritten with '0	h'.	
Bit	Identifier			Reset	Attr	•	Function / Desc	ription		
0	I_TCM926_1	В		0h	rh	w		curred in the I-TC as been corrected	M of the	;
1	I_TCM926_2	2B		0h	rh	w	A 2Bit Error occ ARM926	curred in the I-TC	M of the	;
2	D_TCM926_	.1B		0h	rh	w		curred in the D-TO as been corrected	CM of th	le
3	D_TCM926_	2B		0h	rh	w	A 2Bit Error occ ARM926	curred in the D-TO	CM of th	e
4	GDMA_1B			0h	rh	w	A 1Bit Error occurred in the GDMA Memory and has been corrected			iory
5	GDMA_2B	GDMA_2B			rh	w	A 2Bit Error occurred in the GDMA Memory			
6	PN_1B			0h	rh	w	A 1Bit Error occurred in one of the PN-IP memories and was corrected			,
7	PN_2B			0h	rh	w	A 2Bit Error occurred in one of the PN-IP memories			,
8	PERIF_1B			0h	rh	w	A 1Bit Error occ has been correct	curred in the PerlF ed	F Memor	y and
9	PERIF_2B			0h	rh	w	A 2Bit Error occ	curred in the PerlF	F Memor	y
10	I_CACHE_P	AR		0h	rh	w	A Parity Error o reading	ccurred in the I-C	ache du	ring
11	D_CACHE_I	PAR		0h	rh	w	A Parity Error o reading	ccurred in the D-0	Cache du	ıring
12	I_TAG_PAR			0h	rh	w	A Parity Error o reading	ccurred in the I-T	ag durin	g
13	D_TAG_PAI	D_TAG_PAR			rh	w	A Parity Error o reading	ccurred in the D-T	Гаg duri	ng
14	<reserved></reserved>			0h	rh					
15	<reserved></reserved>			0h	rh					
16	<reserved></reserved>			0h	rh					
17	<reserved></reserved>			0h	rh					

Regis	ter:	EDC_INIT_DO	NE		· · ·		Address:	58h		
Bits:		6dt0		Reset value:		0h	Attributes:	rh		
Descr	ription:		EDC Init Done	Register -	the status	s can be read				
Bit	Identifier			Reset	Attr.	Function / Description				
0	I_TCM926_IN	I_TCM926_INIT_DONE			rh	1: The initialization of the EDC bits in the I- TCM of the ARM926 is completed			[-	
1	D_TCM926_INIT_DONE			0h	rh	1: The initialization of the EDC bits in the I TCM of the ARM926 is completed			D-	
2	GDMA_INIT_	GDMA_INIT_DONE			rh	1: The initialization of the EDC bits in the GDMA is completed				
3	PN_IP_INIT_	PN_IP_INIT_DONE		0h	rh	1: The initialization is completed	on of the EDC bi	ts in the I	PN-IF	
4	PERIF_INIT_DONE			0h	rh	1: The initialization IF is completed	on of the EDC bi	ts in the I	PER-	
5	<reserved></reserved>			0h	rh					

5 <	<reserved></reserved>	0h	rh		
-----	-----------------------	----	----	--	--

Regis	ter:	TCM926_M	AP	Address:	5Ch					
Bits:		3dt0		Reset value: 0h			Attributes:	r	w	
Descr	iption:		TCM926 Map I Distribution I /		d INI	ΓRA	M			
Bit	Identifier		Reset	Attr. Function / Description						
2dt0	PARTITION_	_TCM926		0h	r	w	I-TCM / D-TCM 000b: 0 KB / 2: 001b: 64 KB / 1 010b: 128 KB / 011b: 192 KB / 100b: 256 KB /	56 KB 92 KB 128 KB 64 KB	tion ARM926 KB KB 8 KB KB KB KB	
3	INITRAM			0h	r	w	with the parame	f I-TCM. Booting	1_SWAI	P.

Regis	ter:	GPIO_INT	_POLSEL			•		Address:	60h			
Bits:		15dt0		Reset val	ue:		0h	Attributes:	r	W		
Desci	ription:		Interrupt-Pola	rität für GP	IO-Inte	errup	ots (15:0)		-			
Bit	Identifier			Reset	Attr		Function / Des	cription				
0	INT_POLS	EL_GPIO0		0h	r	w	and to GDMA		Attributes:       r         ion			
1	INT_POLS	EL_GPIO1		0h	r	w	and to GDMA		on erted to ARM-ICU (IRQ32) a d to ARM-ICU (IRQ32) a erted to ARM-ICU (IRQ33) a d to ARM-ICU (IRQ33) a erted to ARM-ICU (IRQ34) a erted to ARM-ICU (IRQ34) a			
2	INT_POLS	EL_GPIO2		0h	r	w	and to GDMA		x			
3	INT_POLS	EL_GPIO3		0h	r	w	0: GPIO3 is not inverted to ARM-ICU and to GDMA 1: GPIO3 is inverted to ARM-ICU (II to GDMA			- /		
4	INT_POLS	EL_GPIO4		0h	r	w	and PN-ICU 1			- /		
5	INT_POLS	EL_GPIO5		0h	r	w	and PN-ICU 1			- /		
6	INT_POLS	EL_GPIO6		0h	r	w	and PN-ICU 1					
7	INT_POLS	EL_GPIO7		0h	r	W	and PN-ICU 1 1: GPIO7 is in PN-ICU 1	verted to ARM-ICU	J (IRQ3	9) and		
8	INT_POLS	EL_GPIO8		0h	r	w		t inverted to ARM- verted to ARM-ICU				
9	INT_POLS	EL_GPIO9		0h	r	w	0: GPIO9 is no	t inverted to ARM-	ICU (IF	(Q41)		

					1: GPIO9 is inverted to ARM-ICU (IRQ41)
10	INT_POLSEL_GPIO10	0h	r	w	0: GPIO10 is not inverted to ARM-ICU (IRQ42) 1: GPIO10 is inverted to ARM-ICU (IRQ42)
11	INT_POLSEL_GPIO11	0h	r	w	0: GPIO11 is not inverted to ARM-ICU (IRQ43) 1: GPIO11 is inverted to ARM-ICU (IRQ43)
12	INT_POLSEL_GPIO12	0h	r	w	0: GPIO12 is not inverted to ARM-ICU (IRQ44) 1: GPIO12 is inverted to ARM-ICU (IRQ44)
13	INT_POLSEL_GPIO13	0h	r	w	0: GPIO13 is not inverted to ARM-ICU (IRQ45) 1: GPIO13 is inverted to ARM-ICU (IRQ45)
14	INT_POLSEL_GPIO14	0h	r	w	0: GPIO14 is not inverted to ARM-ICU (IRQ46) 1: GPIO14 is inverted to ARM-ICU (IRQ46)
15	INT_POLSEL_GPIO15	0h	r	w	0: GPIO15 is not inverted to ARM-ICU (IRQ47) 1: GPIO15 is inverted to ARM-ICU (IRQ47)

Regist	ter:	EDC_PARITY	_EN			•		Address:	64h		
Bits:		3dt0		Reset value	e:		0h	Attributes:	r	W	
Descr	iption:		EDC- and Parity	y Enable (2:	0)						
Bit	Identifier			Reset	Attr.		Function / Description				
0	I_CACHE_PAR_EN			0h	r	w	0: Parity logic for ARM926 I-Cache / I-Tag disabled (default) 1: Parity logic for ARM926 I-Cache / I-Tag enabled			-	
1	D_CACHE_P	AR_EN		0h	r	w	0: Parity logic for A disabled (default) 1: Parity logic for A enabled			C	
2	EDC_DISABLE_ARM926		0h	r	w	0: The EDC logic in enabled (default) 1: The EDC logic in disabled					
3	<reserved></reserved>			0h	r						

Regis	ster:	MODUL_A	CCESS_ERR					Address:	68h	
Bits:		5dt0		Reset value:			0h	Attributes:	rh	w
Desci	ription:	·	Module Access '0h'	Error Reg	gister (:	5:0) -	to delete the regist	er has to be ove	rwritten	with
Bit	Identifier			Reset Attr. Function / Desc			Function / Descrip	tion		
0	PN_IP_AC	PN_IP_ACCESS_ERR			rh	w	0: No Access Error occurred in the PN-IP 1: An Access Error occurred in the PN-IP			
1	PER_IF_A	PER_IF_ACCESS_ERR			rh	w	0: No Access Erro 1: An Access Erro			
2	I_FILTER	_ACCESS_ERR		0h	rh	w	0: No Access Erro 1: An Access Erro			
3	HOST_IF_	HOST_IF_ACCESS_ERR			rh	w	0: No Access Erro 1: An Access Erro			
4	SCRB_ACCESS_ERR			0h	rh	w	0: No Access Erro 1: An Access Erro			
5	<reserved></reserved>			0h	rh					

Registe	er:	RES_SOFT_RE	TURN_ADDR		-		· · · · · · · · · · · · · · · · · · ·	Address:	6Ch	
Bits: 31dt0				Reset value: 0h				Attributes:	r	w
Description: Entry addres				or the second	lary l	ootl	oader after a SW Res	set ARM926EJ-S	5	
Bit	it Identifier			Reset	Attr.		Function / Description			
31dt0 RETURN_ADDRESS			00000000	r	w	Entry address for the	e secondary boot	loader	after	

	h		a RES_SOFT_ARM926_CORE. This SW reset
			is effected after the parameterization of the TCM
			926 configuration in the TCM926_MAP regis-
			ter.

Registe	er:	DRIVE_EMC						Address:	78h	
Bits:		25dt0		Reset valu	e:		7FFFFFh	Attributes:	r	W
Descrip	otion:		1.8V 00 - 4 mA 01 - 6 mA 10 - 8 mA 11 - 12 mA	is set in ac	corda	nce v	gnals (1.8V) with the following c Burst Flash and SD	C	ive curre	ent
Bit	Identifier			Reset	Attr		Function / Description			
1dt0	DR_EMC_C			3h	r	W	Signal list: DTXR, XOE_DDRIVER			
3dt2	DR_EMC_AI	2		3h	r	W	Signal list: A14 - A	A0		
5dt4	DR_EMC_AF	R_EMC_AH			r	W	Signal list: A23 - A15			
7dt6	DR_EMC_DI				r	w	Signal list: D15 - D0, XBE0_DQM0, XBE1_XBE1			
9dt8	DR_EMC_DH			3h	r	w	Signal list: D31 - XBE3_XBE3	D16, XBE2_DQ	M2,	
11dt10	DR_EMC_RV	V		3h	r	w	Signal list: XWR,	XRD		
13dt12	DR_EMC_PE	R		3h	r	W	Signal list: XCS_I	PER0 - 3		
15dt14	DR_EMC_CL	K_SDRAM		3h	r	w	Signal list: CLK_0 CLK_0_SDRAM		RAM2	
17dt16	DR_EMC_SD	RAM		3h	r	w	Signal list: XCS_S XCAS_SDRAM,		_SDRA	М,
19dt18	DR_EMC_CL	K_BF		3h	r	w	Signal list: CLK_0	D_BF0 - 2		
21dt20	DR_EMC_XA	V_BF		3h	r	w	Signal list: XAV_	BF		
22	EMC_SDRAM	A_CLK_SD0SD	L_EBL	1h	r	w	enable(=1) / disat and CLK_O_SDR			
23	EMC_SDRAM	A_CLK_SD2_E	BL	0h	r	w	enable(=1) / disab (additionally 2nd s		_SDRA	M2
24	EMC_BF_CL	K_BF0BF1_EBI		0h	r	w	enable(=1) / disat CLK_O_BF1 (one		BF0 a	nd
25	EMC_BF_CL	K_BF2_EBL		0h	r	w	enable(=1) / disat tionally 2nd Flash		)_BF2 (	addi-

Registe	er:	DRIVE15_0GP	Ю		Address:	7Ch				
Bits:		31dt0		Reset value:			55555555h	Attributes:	r	w
Descri	ption:		SCRB Drive Current of GPIO Signals Every GPIO bit is set in accordance with the following coding on the driv 00 - 4 mA 01 - 6 mA 10 - 8 mA 11 - 12mA						e currer	ıt
Bit	Identifier			Reset	Attr.		Function / Descripti	on		
1dt0	DR_GPIO0			1h	r	W	drive current GPIO	)		
3dt2	DR_GPIO1			1h	r	w	drive current GPIO	l		
5dt4	DR_GPIO2			1h	r	w	drive current GPIO2	2		
7dt6	DR_GPIO3			1h	r	w	drive current GPIO3	3		

0.4+0		11			drive current CDIO4
9dt8	DR_GPIO4	1h	r	W	drive current GPIO4
11dt10	DR_GPIO5	1h	r	w	drive current GPIO5
13dt12	DR_GPIO6	1h	r	w	drive current GPIO6
15dt14	DR_GPIO7	1h	r	w	drive current GPIO7
17dt16	DR_GPIO8	1h	r	w	drive current GPIO8
19dt18	DR_GPIO9	1h	r	w	drive current GPIO9
21dt20	DR_GPIO10	1h	r	w	drive current GPIO10
23dt22	DR_GPIO11	1h	r	w	drive current GPIO11
25dt24	DR_GPIO12	1h	r	w	drive current GPIO12
27dt26	DR_GPIO13	1h	r	w	drive current GPIO13
29dt28	DR_GPIO14	1h	r	w	drive current GPIO14
31dt30	DR_GPIO15	1h	r	w	drive current GPIO15

Registe	er:	DRIVE31_16G	PIO		•	·		Address:	80h	÷
Bits:		31dt0		Reset value: 55555555h		Attributes:	r	w		
Descrip	SCRB Drive Current of GPIO Signals Every GPIO bit is set in accordance with the follow 00 - 4 mA 01 - 6 mA 10 - 8 mA 11 - 12mA							coding on the dr	ive curre	ent
Bit	Identifier			Reset	Attr		Function / Descrip	otion		
1 dt0	DR_GPIO16			1h	r	w	drive current GPI	D16		
3dt2	DR_GPIO17			1h	r	w	drive current GPI	D17		
5dt4	DR_GPIO18			1h	r	w	drive current GPI	D18		
7dt6	DR_GPIO19			1h	r	w	drive current GPI	D19		
9dt8	DR_GPIO20			1h	r	w	drive current GPI	020		
11dt10	DR_GPIO21			1h	r	w	drive current GPI	021		
13dt12	DR_GPIO22			1h	r	w	drive current GPI	022		
15dt14	DR_GPIO23			1h	r	w	drive current GPI	023		
17dt16	DR_GPIO24			1h	r	w	drive current GPI	024		
19dt18	DR_GPIO25			1h	r	w	drive current GPI	025		
21dt20	DR_GPIO26			1h	r	w	drive current GPI	026		
23dt22	DR_GPIO27			1h	r	w	drive current GPI	027		
25dt24	DR_GPIO28			1h	r	w	drive current GPI	028		
27dt26	DR_GPIO29			1h	r	w	drive current GPI	029		
29dt28	DR_GPIO30			1h	r	w	drive current GPI	030		
31dt30	DR_GPIO31			1h	r	w	drive current GPI	031		

Register:	DRIVE47_32GI	PIO			Address:	84h	
Bits:	31dt0		Reset value:	55555555h	Attributes:	r	W
Description:		Every GPIO bit 3.3V 00 - 6 mA 01 - 9 mA	) 10 - 9 mA recomm	with the following co	ding on the drive	e currer	ıt

Bit	Identifier	Reset	Attr.		Function / Description
1dt0	DR_GPIO32	1h	r	w	drive current GPIO32
3dt2	DR_GPIO33	1h	r	w	drive current GPIO33
5dt4	DR_GPIO34	1h	r	w	drive current GPIO34
7dt6	DR_GPIO35	1h	r	w	drive current GPIO35
9dt8	DR_GPIO36	1h	r	w	drive current GPIO36
11dt10	DR_GPIO37	1h	r	w	drive current GPIO37
13dt12	DR_GPIO38	1h	r	w	drive current GPIO38
15dt14	DR_GPIO39	1h	r	w	drive current GPIO39
17dt16	DR_GPIO40	1h	r	w	drive current GPIO40
19dt18	DR_GPIO41	1h	r	w	drive current GPIO41
21dt20	DR_GPIO42	1h	r	w	drive current GPIO42
23dt22	DR_GPIO43	1h	r	w	drive current GPIO43
25dt24	DR_GPIO44	1h	r	w	drive current GPIO44
27dt26	DR_GPIO45	1h	r	w	drive current GPIO45
29dt28	DR_GPIO46	1h	r	w	drive current GPIO46
31dt30	DR_GPIO47	1h	r	w	drive current GPIO47

Registe	er:	DRIVE63_48	GPIO					Address:	88h	
Bits:		31dt0 Reset value: 5555555h		55555555h	Attributes:	r	W			
Descriț	ption:			t is set in ac 1.8 00 - 3 n 01 - 6 n a.) 10 - 9 n	corda 3V nA (n nA nA <b>re</b> e	.a.)	ls (3.3V / 1.8V ) with the following <b>nended</b>	g coding on the dr	ive curr	ent
Bit	Identifier			Reset	Attr		Function / Descr	ription		
1dt0	DR_GPIO48			1h	r	w	drive current GP	PIO48		
3dt2	DR_GPIO49			1h	r	w	drive current GP	PIO49		
5dt4	DR_GPIO50			1h	r	w	drive current GP	PIO50		
7dt6	DR_GPIO51			1h	r	w	drive current GP	PIO51		
9dt8	DR_GPIO52			1h	r	w	drive current GP	21052		
11dt10	DR_GPIO53			1h	r	w	drive current GP	21053		
13dt12	DR_GPIO54			1h	r	w	drive current GP	PIO54		
15dt14	DR_GPIO55			1h	r	w	drive current GP	21055		
17dt16	DR_GPIO56			1h	r	w	drive current GP	PIO56		
19dt18	DR_GPIO57			1h	r	w	drive current GP	21057		
21dt20	DR_GPIO58			1h	r	w	drive current GP	PIO58		
23dt22	DR_GPIO59			1h	r	w	drive current GP	21059		
25dt24	DR_GPIO60			1h	r	w	drive current GP	PIO60		
27dt26	DR_GPIO61			1h	r	w	drive current GP	PIO61		
29dt28	DR_GPIO62			1h	r	w	drive current GP	PIO62		
31dt30	DR GPIO63			1h	r	W	drive current GP	PIO63		

Register:	DRIVE79_64GPIO	· · · ·		Address:	8Ch	
Bits:	31dt0	Reset value:	55555555h	Attributes:	r	W

Descrip	otion:	Every GPIO bit 3.3V 00 - 6 mA 01 - 9 mA 10 - 18 mA (n.a	.) 10 - 9 mA recommended						
Bit	11 - 24mA (n.a.)     11 - 12 mA       t     Identifier     Reset       Attr.     Function / Description								
	DR_GPIO64		1h	r	1	drive current GPIO64			
	 DR_GPIO65		1h	r	w	drive current GPIO65			
5dt4	DR_GPIO66		1h	r	w	drive current GPIO66			
7dt6	DR_GPIO67		1h	r	w	drive current GPIO67			
9dt8	DR_GPIO68		1h	r	W	drive current GPIO68			
11dt10	DR_GPIO69		1h	r	W	drive current GPIO69			
13dt12	DR_GPIO70		1h	r	w	drive current GPIO70			
15dt14	DR_GPIO71		1h	r	w	drive current GPIO71			
17dt16	DR_GPIO72		1h	r	w	drive current GPIO72			
19dt18	DR_GPIO73		1h	r	w	drive current GPIO73			
21dt20	DR_GPIO74		1h	r	w	drive current GPIO74			
23dt22	DR_GPIO75		1h	r	w	drive current GPIO75			
25dt24	DR_GPIO76		1h	r	w	drive current GPIO76			
27dt26	DR_GPIO77		1h	r	w	drive current GPIO77			
29dt28	DR_GPIO78		1h	r	w	drive current GPIO78			
31dt30	DR_GPIO79		1h	r	w	drive current GPIO79			

Registe	r:	DRIVE95_80G	PIO					Address:	90h	
Bits:		31dt0		Reset value	e:		55555555h	Attributes:	r	w
SCRB Drive Current of GPIO Signals $(3.3V / 1.8V)$ Every GPIO bit is set in accordance with the followingDescription: $00 - 6 \text{ mA}$ $00 - 3 \text{ mA}$ (n.a.) $01 - 9 \text{ mA}$ $01 - 6 \text{ mA}$ $10 - 18 \text{ mA}$ (n.a.) $10 - 12 \text{ mA}$						with the following co	ding on the dri	ve curre	ent	
Bit	Identifier			Reset	Attr		Function / Descript	ion		
1dt0	DR_GPIO80			1h	r	w	drive current GPIO	80		
3dt2	DR_GPIO81			1h	r	w	drive current GPIO	81		
5dt4	DR_GPIO82			1h	r	w	drive current GPIO	82		
7dt6	DR_GPIO83			1h	r	w	drive current GPIO	83		
9dt8	DR_GPIO84			1h	r	w	drive current GPIO	84		
11dt10	DR_GPIO85			1h	r	w	drive current GPIO	85		
13dt12	DR_GPIO86			1h	r	w	drive current GPIO	86		
15dt14	DR_GPIO87			1h	r	w	drive current GPIO	87		
17dt16	DR_GPIO88			1h	r	w	drive current GPIO	88		
19dt18	DR_GPIO89			1h	r	w	drive current GPIO	89		
21dt20	DR_GPIO90			1h	r	w	drive current GPIO	90		
23dt22	DR_GPIO91			1h	r	w	drive current GPIO	91		
25dt24	DR_GPIO92			1h	r	W	drive current GPIO	92		

27dt26	DR_GPIO93	1h	r	w	drive current GPIO93
29dt28	DR_GPIO94	1h	r	w	drive current GPIO94
31dt30	DR_GPIO95	1h	r	w	drive current GPIO95

Registe	er:	PULL15_0GPIC	)		•			Address:	94h	
Bits:				Reset valu	e:		Oh	Attributes:	rh	w
Every GPI 00 - highZ 01 - Pull-u 10 - highZ 11 - Pull-c If the PAD Reset valu set via CO				vitched to o	utput	, the	vith the following c pull resistance is de egister is loaded in	activated auton	natically	
Bit	Identifier			Reset	Attr		Function / Descrip	tion		
1dt0	PR_GPIO0			0h	rh	w	pull control GPIO	)		
3dt2	PR_GPIO1			0h	rh	w	pull control GPIO			
5dt4	PR_GPIO2			0h	rh	w	pull control GPIO2	2		
7dt6	PR_GPIO3			0h	rh	w	pull control GPIO3	3		
9dt8	PR_GPIO4			0h	rh	w	pull control GPIO4	1		
11dt10	PR_GPIO5			0h	rh	w	pull control GPIO5	5		
13dt12	PR_GPIO6			0h	rh	w	pull control GPIO6	5		
15dt14	PR_GPIO7			0h	rh	w	pull control GPIO7	7		
17dt16	PR_GPIO8			0h	rh	w	pull control GPIO8	3		
19dt18	PR_GPIO9			0h	rh	w	pull control GPIO9	)		
21dt20	PR_GPIO10			0h	rh	w	pull control GPIO	0		
23dt22	PR_GPIO11			0h	rh	w	pull control GPIO	1		
25dt24	PR_GPIO12			0h	rh	w	pull control GPIO	2		
27dt26	PR_GPIO13			0h	rh	w	pull control GPIO	3		
29dt28	PR_GPIO14			0h	rh	w	pull control GPIO	4		
31dt30	PR_GPIO15			0h	rh	w	pull control GPIO	5		

Registe	er:	PULL31_16GP	IO			÷		Address:	98h	·
Bits:		31dt0		Reset value	e:		0h	Attributes:	rh	w
Descri	ption:	00 - highZ 01 - Pull-up 10 - highZ 11 - Pull-down If the PAD is sw	is set in acc vitched to or ot required,	utput	, the	vith the following co pull resistance is dea egister is loaded in a	ctivated autom	atically		
Bit	Identifier			Reset	Attr		Function / Descripti	on		
1dt0	PR_GPIO16		0h	rh	w	pull control GPIO16				
3dt2	PR_GPIO17		0h	rh	w	pull control GPIO17	7			
5dt4	PR_GPIO18			0h	rh	w	pull control GPIO18	3		

7dt6	PR GPIO19	0h	rh	w	pull control GPIO19
9dt8	PR_GPIO20	0h	rh	w	pull control GPIO20
11dt10	PR_GPIO21	0h	rh	w	pull control GPIO21
13dt12	PR_GPIO22	0h	rh	w	pull control GPIO22
15dt14	PR_GPIO23	0h	rh	w	pull control GPIO23
17dt16	PR_GPIO24	0h	rh	w	pull control GPIO24
19dt18	PR_GPIO25	0h	rh	w	pull control GPIO25
21dt20	PR_GPIO26	0h	rh	w	pull control GPIO26
23dt22	PR_GPIO27	0h	rh	w	pull control GPIO27
25dt24	PR_GPIO28	0h	rh	w	pull control GPIO28
27dt26	PR_GPIO29	0h	rh	w	pull control GPIO29
29dt28	PR_GPIO30	0h	rh	w	pull control GPIO30
31dt30	PR_GPIO31	0h	rh	w	pull control GPIO31

Registe	er:	PULL47_32GP	10		· .	·		Address:	9Ch	·
Bits:		31dt0		Reset valu	e:		0h	Attributes:	rh	W
Descrip	ption:		SCRB Pull GPIO Signals Every GPIO bit is set in accordance with the following coding on the pull res 00 - highZ 01 - Pull-up 10 - highZ 11 - Pull-down If the PAD is switched to output, the pull resistance is deactivated automatica Reset value is not required, because register is loaded in accordance with the set via CONFIG							<b>,</b>
Bit	Identifier			Reset	Attr		Function / Descr	ription		
1dt0	PR_GPIO32			0h	rh	w	pull control GPI	032		
3dt2	PR_GPIO33			0h	rh	w	pull control GPI	O33		
5dt4	PR_GPIO34			0h	rh	w	pull control GPI	O34		
7dt6	PR_GPIO35			0h	rh	w	pull control GPI	O35		
9dt8	PR_GPIO36			0h	rh	w	pull control GPI	O36		
11dt10	PR_GPIO37			0h	rh	w	pull control GPI	O37		
13dt12	PR_GPIO38			0h	rh	w	pull control GPI	O38		
15dt14	PR_GPIO39			0h	rh	w	pull control GPI	039		
17dt16	PR_GPIO40			0h	rh	w	pull control GPI	O40		
19dt18	PR_GPIO41			0h	rh	w	pull control GPI	O41		
21dt20	PR_GPIO42			0h	rh	w	pull control GPI	042		
23dt22	PR_GPIO43			0h	rh	w	pull control GPI	O43		
25dt24	PR_GPIO44			0h	rh	w	pull control GPI	O44		
27dt26	PR_GPIO45			0h	rh	w	pull control GPI	O45		
29dt28	PR_GPIO46			0h	rh	w	pull control GPI	O46		
	PR GPIO47			0h	rh	w	pull control GPI	O47		

Register:	PULL63_48GPI	L63_48GPIO Address: A0h									
Bits:	31dt0		Reset value:	0h	Attributes:	rh	w				
Description:		SCRB Pull GPI Every GPIO bit	O Signals is set in accordance w	with the following co	ding on the pull r	esistan	nces				

00 - highZ         01 - Pull-up         10 - highZ         11 - Pull-down         If the PAD is switched to output, the pull resistance is deactivated automatically         Reset value is not required, because register is loaded in accordance with the function set via CONFIG!         Bit       Identifier         Reset       Attr										
Bit										
1dt0	0 PR_GPIO48 0h rh w pull control GPIO48									
3dt2	2 PR_GPIO49 0h rh w pull control GPIO49									
5dt4										
7dt6	PR_GPIO51		0h	rh	w	pull control GPIO51				
9dt8	PR_GPIO52		0h	rh	w	pull control GPIO52				
11dt10	PR_GPIO53		0h	rh	w	pull control GPIO53				
13dt12	PR_GPIO54		0h	rh	w	pull control GPIO54				
15dt14	PR_GPIO55		0h	rh	w	pull control GPIO55				
17dt16	PR_GPIO56		0h	rh	w	pull control GPIO56				
19dt18	PR_GPIO57		0h	rh	w	pull control GPIO57				
21dt20	PR_GPIO58		0h	rh	w	pull control GPIO58				
23dt22	PR_GPIO59		0h	rh	w	pull control GPIO59				
25dt24	PR_GPIO60		0h	rh	w	pull control GPIO60				
27dt26	7dt26 PR_GPIO61 Oh rh w pull control GPIO61									
29dt28	PR_GPIO62		0h	rh	w	pull control GPIO62				
31dt30	PR_GPIO63		0h	rh	w	pull control GPIO63				

Registe	r:	PULL79_64GP	0					Address:	A4h	
Bits:		31dt0		Reset value	e:		0h	Attributes:	rh	w
Every GPIO 00 - highZ 01 - Pull-up 10 - highZ 11 - Pull-do If the PAD i Reset value set via CON Bit Identifier				vitched to ou	utput	, the	vith the following coo pull resistance is dea egister is loaded in ad	ctivated automa	atically	
Bit	Identifier		•	Reset	Attr		Function / Description	on		
1dt0	PR_GPIO64			0h	rh	w	pull control GPIO64	ļ		
3dt2	PR_GPIO65			0h	rh	w	pull control GPIO65	5		
5dt4	PR_GPIO66			0h	rh	w	pull control GPIO66	ĵ		
7dt6	PR_GPIO67			0h	rh	w	pull control GPIO67	1		
9dt8	PR_GPIO68			0h	rh	w	pull control GPIO68	3		
11dt10	PR_GPIO69			0h	rh	w	pull control GPIO69	)		
13dt12	PR_GPIO70			0h	rh	w	pull control GPIO70	)		
15dt14	PR_GPIO71			0h	rh	w	pull control GPIO71	-		
17dt16	PR_GPIO72			0h	rh	w	pull control GPIO72	2		
19dt18	PR_GPIO73			0h	rh	w	pull control GPIO73	;		

21dt20	PR_GPIO74	0h	rh	w	pull control GPIO74
23dt22	PR_GPIO75	0h	rh	W	pull control GPIO75
25dt24	PR_GPIO76	0h	rh	W	pull control GPIO76
27dt26	PR_GPIO77	0h	rh	W	pull control GPIO77
29dt28	PR_GPIO78	0h	rh	w	pull control GPIO78
31dt30	PR_GPIO79	0h	rh	w	pull control GPIO79

Registe	er:	PULL95_80GP	IO		·	•		Address:	A8h	·
Bits:		31dt0		Reset value	e:		0h	Attributes:	rh	w
Descrip	ption:		SCRB Pull GPIO Signals Every GPIO bit is set in accordance with the following coding on the pull resista 00 - highZ 01 - Pull-up 10 - highZ 11 - Pull-down If the PAD is switched to output, the pull resistance is deactivated automatically Reset value is not required, because register is loaded in accordance with the fun set via CONFIG!							,
Bit	Identifier			Reset	Attr		Function / Descrip	tion		
1dt0	PR_GPIO80			0h	rh	w	pull control GPIO8	30		
3dt2	PR_GPIO81			0h	rh	w	pull control GPIO8	31		
5dt4	PR_GPIO82			0h	rh	w	pull control GPIO8	32		
7dt6	PR_GPIO83			0h	rh	w	pull control GPIO8	33		
9dt8	PR_GPIO84			0h	rh	w	pull control GPIO8	34		
11dt10	PR_GPIO85			0h	rh	w	pull control GPIO8	35		
13dt12	PR_GPIO86			0h	rh	w	pull control GPIO8	36		
15dt14	PR_GPIO87			0h	rh	w	pull control GPIO8	37		
17dt16	PR_GPIO88			0h	rh	w	pull control GPIO8	38		
19dt18	PR_GPIO89			0h	rh	w	pull control GPIO8	39		
21dt20	PR_GPIO90			0h	rh	w	pull control GPIO9	90		
23dt22	PR_GPIO91			0h	rh	w	pull control GPIO9	)1		
25dt24	PR_GPIO92			0h	rh	w	pull control GPIO9	02		
27dt26	PR_GPIO93			0h	rh	w	pull control GPIO9	03		
	 PR_GPIO94			0h	rh	w	pull control GPIO9	94		
	 PR_GPIO95			0h	rh	w	pull control GPIO	)5		

Regis	ter:	XHIF_MODE		,				Address:	B8h	·
Bits:		0dt0		Reset valu	e:		0h	Attributes:	r	w
Desci	ription:		Umschalten XH	IF-Pin zwis	schen	XH	IF_A20 und XHIF_	KCS_R		
Bit	Identifier			Reset	Attr		Function / Descript	ion		
0	XHIF_MODE			Oh	r	w	The input pin XHIF 0: Page Register Ch 1: Address line (XF (The non-selected X inactive, i.e. XHIF_ ='1')	hipselect (XHIF HF_A20). XHIF input is s	F_XCS_I	R)

### 5.3.9 UART1-4 register

Base addresses see Chapter 5.2.

#### Address space:

Start_Addres				
S	End_Address	Modul/Memory_Name	Interface	Fill_Mode
0h	FFCh	UART_PL011	APB	<fillmode></fillmode>

Module	<b>Register/Memory</b>	Read	Write	Address	Revision
/UART_PI	.011				
	UARTDR	r(h)	(w)	0h	
	UARTRSR_UARTEC				
	R	r(h)		4h	
	UARTFR	r(h)		18h	
	USRTILPR	r	(w)	20h	
	UARTIBRD	r	(w)	24h	
	UARTFBRD	r	(w)	28h	
	UARTLCR_H	r	(w)	2Ch	
	UARTCR	r	(w)	30h	
	UARTIFLS	r	(w)	34h	
	UARTIMSC	r	(w)	38h	
	UARTRIS	r(h)		3Ch	
	UARTMIS	r(h)		40h	
	UARTICR	(r)	(w)	44h	
	UARTDMACR	r	(w)	48h	
	UARTPeriphID0	r		FE0h	
	UARTPeriphID1	r		FE4h	
	UARTPeriphID2	r		FE8h	
	UARTPeriphID3	r		FECh	
	UARTPCellID0	r		FF0h	
	UARTPCellID1	r		FF4h	
	UARTPCellID2	r		FF8h	
	UARTPCellID3	r		FFCh	

### **Register description:**

A '0' is read from Software for each not specified Bit in the registers.

#### Module: /UART\_PL011

Registe	er:	UARTDR	Ł					Address:	0h	
Bits:		31dt0		Reset value	e:		0h	Attributes:	r(h)	(w)
Descrip	otion:		Receive (1	is the data read) data cl (write) data	haracte	r				
Bit	Identifier			Reset	Attr.		Function / Description			
7dt0	Data			00h	rh	337	Receive (read) data charac Transmit (write) data chara			
8 Framing_Error 0h rh			rh		Framing error. When this b	oit is set to 1, it i	ndicates that	it the		

				received character did not have a valid stop bit (a valid stop bit is 1). In FIFO mode, this error is associated with the character at the top of the FIFO.
9	Parity_Error	Oh	rh	Parity error. When this bit is set to 1, it indicates that the parity of the received data character does not match the parity selected as defined by bits 2 and 7 of the UARTLCR_H register. In FIFO mode, this error is associated with the character at the top of the FIFO.
10	Break_Error	Oh	rh	Break error. This bit is set to 1 if a break condition was detected, indicating that the received data input was held LOW for longer than a full-word transmission time (defined as start, data, parity and stop bits). In FIFO mode, this error is associated with the character at the top of the FIFO. When a break occurs, only one 0 character is loaded into the FIFO. The next character is only enabled after the receive data input goes to a 1 (marking state), and the next valid start bit is received.
11	Overrun_Error	Oh	rh	Overrun error. This bit is set to 1 if data is received and the receive FIFO is already full. This is cleared to 0 once there is an empty space in the FIFO and a new character can be written to it.
31dt12	<unused></unused>	00000h	r	

Registe	er:	UARTRS	R_UARTECR				Address:	4h	
Bits:		31dt0	Rese	et value	:	0h	Attributes:	r(h)	
Descriț	otion:		receive status i A write to this important.			egister ramming, parity, break and	overrun error. The da	ıta value	e is not
Bit	Identifier		Rese	et	Attr.	Function / Description			
0 Framing_Error 0h rh When this bit is set to 1, ter did not have a valid s							narac-		
When this bit is set to 1, it ind				t indicates that the parity of the es not match the parity selected in					
2	Break_Eri	ror	0h		rh	ing that the received data i	This bit is set to 1 if a break condition was detected, indicat- ing that the received data input was held LOW for longer than a full-word transmission time (defined as start, data, parity and stop bits)		
3	Overrun_1	In_Error 0h rh 0h rh This bit is set to 1 if data is received and the FII full. This bit is cleared to 0 by a write to UARTECR						ready	
31dt4	<unused></unused>		0000	0000h	r	Reserved, unpredictable w	hen read.		

Regis	Register: UARTFR		_					Address:	18h	,	
Bits:		31dt0		Reset val	ue:		90h	Attributes:	r(h)		
Descr	iption:		flag regist	ter; after re	eset TXF	F, RX	XFF and BUSY are 0, TXFE and RXFE are 1.				
Bit	Identifier Reset Attr.					Function / Description					
0	Clear_To	Clear_To_Send			rh		(CTS) This bit is the complement of the PrimeCell UART clear to send (nUARTCTS) modem status input. That is, the bit is 1 when the modem status input is 0.				
1	Data_Set_Ready       0h       rh       (DSR) This bit is the complement of the data set ready (nUARTDSR) modem status input is 0 bit is 1 when the modem status input is 0 bit is 1 wh				SR) modem statu	modem status input. That is, the					
2	Data_Carrier_Detect 0h rh				(DCD) This bit is the complement of the PrimeCell UART data carrier detect (nUARTTDCD) modem status input. Th						

				is, the bit is 1 when the modem status input is 0.
3	UART_Busy	0h	rh	(BUSY) If this bit is set to 1, the PrimeCell UART is busy transmitting data. This bit remain set until the complete byte, including all the stop bits, has been sent from the shift regis- ter. This bit is set as soon as the transmit FIFO becomes non- empty.
4	Receive_FIFO_Empty	1h	rh	(RXFE) The meaning of this bit depends on the state of the FEN bit in the UARTLCR_H register. If the FIFO is disabled, this bit is set when the receive holding register is empty. If the FIFO is enabled, the RXFE bit is set when the receive FIFO is empty.
5	Transmit_FIFO_Full	0h	rh	(TXFF) The meaning of this bit depends on the state of the FEN bit in the UARTLCR_H register. If the FIFO is disabled, this bit is set when the transmit holding register is full. If the FIFO is enabled, the TXFF bit is set when the transmit FIFO is full.
6	Receive_FIFO_Full	0h	rh	(RXFF) The meaning of this bit depends on the state of the FEN bit in the UARTLCR_H register. If the FIFO is disabled, this bit is set when the receive holding register is full. If the FIFO is enabled, the RXFF bit is set when the receive FIFO is full.
7	Transmit_FIFO_Empty	1h	rh	(TXFE) The meaning of this bit depends on the state of the FEN bit in the UARTLCR_H register. If the FIFO is disabled, this bit is set when the transmit holding register is empty. If the FIFO is enabled, the TXFE bit is set when the transmit FIFO is empty.
8	Ring_Indicator	Oh	rh	Ring indicator. This bit is the complement of the UART ring indicator (nUARTRI) modem status input. That is, the bit is 1 when the modem status input is 0.
31dt9	<unused></unused>	000000h	r	Reserved, read as zero.

Registe	er:	USRTILF	'n			Address:	20h			
Bits:		31dt0		Reset value:			0h	Attributes:	r	(w)
Description: 8-bit-low-power divisor value. These bits are cleared to 0 at reset.										
Bit	Identifier			Reset	Attr.		Function / Description			
7dt0	USRTILP	'R		00h	r	w	8-bit low-power divisor value.			
31dt8	<unused></unused>		000000h	r		Reserved, read as zero.				

Registe	r:	UARTIBI	RD			Address:	24h	·		
Bits:		31dt0		Reset value:			Oh	Attributes:	r	(w)
Description: Integer Part of the Baud Rate Divisor Value Register										
Bit	Identifier			Reset	Attr.		Function / Description			
15dt0	UARTIBI	RD		0000h	r	w	The integer baud rate divisor.			
31dt16	<unused></unused>		0000h	r		Reserved, read as zero.				

Registe	er:	UARTFB	RD			Address:	23	8h			
Bits:		31dt0 Reset value:				0h	Attributes:	r		(w)	
Descrip	otion:		Fractional	Part of the	Baud F	Rate Di	visor Value Register				
Bit	Identifier		<b>I</b>		Attr.		Function / Description				
5dt0	UARTFB	RD	D		r	W	The fractional baud rate divisor.				
31dt6	<unused></unused>	inused>			r		Reserved, do not modify, 1	read as zero.			

Registe	er:	UARTLCR_H					Address:	2Ch		
Bits:		31dt0	Reset valu	e:		0h	Attributes:	r	(w)	
Descri	ption:	line	control register,	high by	/te	·				
Bit	Identifier		Reset	Attr.		Function / Description				
0	Send_Bro	eak	0h	r	w	If this bit is set to 1, a lo UARTTXD output, afte current character. () Fo to 0.	r completing transr	nission of	the	
1	Parity_E	nable	Oh	r	w	If this bit is set to 1, part abled, else parity is disa data frame.				
2	Even_Pa	rity_Select	0h	r	w	to 0 then odd parity is performed which checks for an odd number of 1s.				
3	3 Two_Stop_Bits_Select 0h r w If this bit is set to 1, two stop bits are transmitted a the frame. The receive logic does not check for tw being received.									
4	Enable_F	îIFOs	0h	r	w	If this bit is set to 1, tran enabled (FIFO mode). V disabled (character mod deep holding registers.	When cleared to 0 th	he FIFOs a	ire	
6dt5	Word_let	nght	0h	r	w	Word length. The select transmitted or received i 11 = 8 bits 10 = 7 bits 01 = 6 bits 00 = 5 bits.			ata bits	
7	Stick_Pa	rity_Select	0h	r	W	Stick parity select. Whe register are set, the parit 0. When bits 1 and 7 are transmitted and checked parity is disabled.	y bit is transmitted set, and bit 2 is 0,	and check the parity	ed as a bit is	
31dt8	<unused></unused>	>	000000h	r	1	Reserved, do not modify	, read as zero.			

Registe	er:	UARTCR			,			Address:	30h		
Bits:		31dt0		Reset value	e:		300h	Attributes:	r	(w)	
Descri	ption:		Control re	gister; all t	ne bits a	are clea	ared to 0 on reset.				
Bit	Identifier			Reset	Attr.		Function / Description				
0	UART_E	nable		0h	r	W	If this bit is set to 1, the PrimeCell UART is enabled.				
1	SIR_Enat	IR_Enable 0h r w If this bit is set to 1, the IrDA SIR Endec is endec is endec is endec if the UART is not enabled by b									
2	IrDA_SIR_Low_Power_Mod e			Oh	r	w	This bit selects the IrDA et to 0, low level bits are tran an width of 3/16th of the b level bits are transmitted w the period of the IrLPBauc selected bit rate.Setting thi reduce transmission distan	smitted as an active it period. If this bit i /ith a pulse width wh 116 input signal, rega s bit uses less power	high pul s set to 1 hich is 3 hrdless o	se with l, low times f the	
6dt3	<unused></unused>			0h	r	w	Reserved, do not modify, 1	ead as zero.			
7	Loop_Ba	ck_Enable		0h	r	w	If this bit is set to 1, the SI register UARTTMR bit 1 ( OUT path is inverted, and bit is cleared to 0 on reset,	(SIRTEST) is set to fed through to the S	l, the nS IRIN pat	SIR- th. This	

8	Transmit_Enable	1h	r	w	If this bit is set to 1, the transmit section is enabled.
9	Receive_Enable	1h	r	W	If this bit is set to 1, the transmit section is enabled.
10	DTR	0h	r	W	If this bit is set to 1, the output DTR in 0.
11	RTS	0h	r	W	If this bit is set to 1, the output RTS in 0.
12	Out1	0h	r	W	If this bit is set to 1, the output OUT1 in 0.
13	Out2	0h	r	W	If this bit is set to 1, the output OUT2 in 0.
14	RTS_Enable	0h	r	W	If 1, RTS hardware flow is enabled.
15	CTS_Enable	0h	r	W	If 1, CTR hardware flow is enabled.
31dt16	<unused></unused>	0h	r	W	Reserved, do not modify, read as zero.

Registe	er:	UARTIFI	LS					Address:	34h		
Bits:		31dt0		Reset value	e:		12h	Attributes:	r	(w)	
Descrip	otion:		Interrupt	FIFO Level	Select	Registe	er				
Bit	Identifier			Reset	Attr.		Function / Description				
2dt0	Tx_Int_F	FO_Level		2h	r	The trigger points for the transmit interrupt 000 = RX FIFO becomes $<= 1/8$ full 001 = RX FIFO becomes $<= 1/4$ full 010 = RX FIFO becomes $<= 1/2$ full 011 = RX FIFO becomes $<= 3/4$ full 100 = RX FIFO becomes $<= 7/8$ full 101:111 = reserved					
5dt3	Rx_Int_F	IFO_Leve	l	2h	r	w	The trigger points for the r 000 = RX FIFO becomes 001 = RX FIFO becomes 010 = RX FIFO becomes 011 = RX FIFO becomes 100 = RX FIFO becomes 101:111 = reserved	> = 1/8 full > = 1/4 full > = 1/2 full > = 3/4 full			
31dt6	<unused></unused>			0000000h	r		Reserved, do not modify, r	ead as zero.			

Regis	ter:	UARTIM	SC		·			Address:	38h	·		
Bits:		31dt0		Reset valu	e:		0h	Attributes:	r	(w)		
Descr	iption:			Mask Set/C e of 1, the n			errupt is set. A write of 0 cl	ears the mask.				
Bit	Identifier			Reset	Attr.		Function / Description					
0	RI_Modem_Int_Mask       0h       r       w       UARTRI modem interrupt mask. On a read the for the RIMIM interrupt is returned. On a write of 1, the mask of the RIMIM interrupt write of 0 clears the mask.         UARTRI modem interrupt mask.       UARTRI modem interrupt mask. On a read the mask.											
1	CTS_Mo	dem_Int_N	ſask	0h	r	w	UARTCTS modem interrupt mask. On a read the current mask for the CTSMIM interrupt is returned. On a write of 1, the mask of the CTSMIM interrupt is set. A write of 0 clears the mask.					
2	DCD_Mc	odem_Int_N	Mask	0h	r	w	UARTDCD modem interr mask for the DCDMIM in On a write of 1, the mask of write of 0 clears the mask.	terrupt is returned.				
3	DSR_Mo	dem_Int_N	/lask	0h	r	w	UARTDSR modem interru mask for the DSRMIM int On a write of 1, the mask write of 0 clears the mask	errupt is returned.				
4	Rx_Int_N	ſask		Oh	r	w	Receive interrupt mask. O RXIM interrupt is returned On a write of 1, the mask o	1.				

					write of 0 clears the mask.
5	Tx_Int_Mask	Oh	r	w	Transmit interrupt mask. On a read the current mask for the TXIM interrupt is returned. On a write of 1, the mask of the TXIM interrupt is set. A write of 0 clears the mask
6	Receive_Timout_Mask	0h	r	w	Receive timeout interrupt mask. On a read the current mask for the RTIM interrupt is returned. On a write of 1, the mask of the RTIM interrupt is set. A write of 0 clears the mask
7	Framing_Error_Mask	Oh	r	w	Framing error interrupt mask. On a read the current mask for the FEIM interrupt is returned. On a write of 1, the mask of the FEIM interrupt is set. A write of 0 clears the mask.
8	Parity_Error_Mask	Oh	r	w	Parity error interrupt mask. On a read the current mask for the PEIM interrupt is returned. On a write of 1, the mask of the PEIM interrupt is set. A write of 0 clears the mask.
9	Break_Error_Mask	0h	r	w	Break error interrupt mask. On a read the current mask for the BEIM interrupt is returned. On a write of 1, the mask of the BEIM interrupt is set. A write of 0 clears the mask
10	Overrun_Error_Mask	0h	r	w	Overrun error interrupt mask. On a read, the current mask for the OEIM interrupt is returned. On a write of 1, the mask of the OEIM interrupt is set. A write of 0 clears the mask.
31dt11	<unused></unused>	000000h	r		Reserved, do not modify, read as zero.

Registe	er:	UARTRIS		· ·		Address:	3Ch		
Bits:		31dt0	Reset valu	e:	0h	Attributes:	r(h)		
Descrip	otion:		errupt Status ne raw interru		ior to masking) of the interru	pt			
Bit	Identifier		Reset	Attr.	Function / Description				
0	RI_Mode	m_Int_Status	0h	rh		UARTRI modem interrupt status. Gives the raw interrupt s (prior to masking) of the UARTRIINTR interrupt			
1	CTS_Mod	dem_Int_Status	0h	rh		UARTCTS modem interrupt status. Gives the raw interrupt state (prior to masking) of the UARTCTSINTR interrupt			
2	DCD_Mc	dem_Int_Status	0h	rh	UARTDCD modem inter	UARTDCD modem interrupt status. Gives the raw interrup state (prior to masking) of the UARTDCDINTR interrupt			
3	DSR_Mo	dem_Int_Status	0h	rh	UARTDSR modem interrupt status. Gives the raw interrupt state (prior to masking) of the UARTDSRINTR interrupt				
4	Rx_Int_S	tatus	0h	rh		Receive interrupt status. Gives the raw interrupt state (prior to masking) of the UARTRXINTR interrupt			
5	Tx_Int_S	tatus	0h	rh	Transmit interrupt status. to masking) of the UART		pt state	(prior	
6	Rx_Timo	ut_Int_Status	0h	rh	Receive timeout interrupt (prior to masking) of the	status. Gives the raw		ot state	
7	Framing_	Error_Int_Status	0h	rh	Framing error interrupt sta (prior to masking) of the	atus. Gives the raw ir	nterrupt s	state	
8	Parity_Er	ror_Int_Status	0h	rh	Parity error interrupt statu (prior to masking) of the	s. Gives the raw inte	rrupt sta	te	
9	Break_Er	r_Int_Status	0h	rh	Break error interrupt statu (prior to masking) of the l	s. Gives the raw inte	rrupt sta	te	
10	Overrun_	Err_Int_Status	0h	rh	Overrun error interrupt sta (prior to masking) of the l			state	
31dt11	<unused></unused>		000000h	r	Reserved, do not modify,	read as zero.			

Register:

UARTMIS

Address:

40h

Bits:		31dt0	Reset	value:	0h	Attributes:	r(h)
Descrip	otion:	-	Mask Interrupt S Gives the maske		r ate (after masking) of t	he interrupt	
Bit	Identifier		Reset	Attr.	Function / Desci	ription	
0	RIMMIS		0h	rh	RI Intr.		
1	CTSMMI	S	0h	rh	CTS Intr.		
2	DCDMM	IS	0h	rh	DCD Intr.		
3	DSRMM	IS	0h	rh	DSR Intr.		
4	RXMIS		0h	rh	Receive Interr	upt	
5	TXMIS		0h	rh	Transmit Inter	rupt	
6	RTMIS		0h	rh	Receive Time	out	
7	FEMIS		0h	rh	Framing Error		
8	PEMIS		0h	rh	Parity Error		
9	BEMIS		0h	rh	Break Error		
10	OEMIS		0h	rh	Overrun Error		
31dt11	<unused></unused>		00000	0h r	Reserved, do no	t modify, read as zero.	

Registe	er:	UARTIC	R					Address:	44h	
Bits:		31dt0	I	Reset valu	e:		0h	Attributes:	(r)	(w)
Descrip	otion:		Interrupt C Clears the I				-			·
Bit	Identifier		I	Reset	Attr.		Function / Description			
0	RIMIC		(	Dh		w	RI Intr.			
1	CTSMIC		(	Dh		w	CTS Intr.			
2	DCDMIC	,	(	Dh		w	DCD Intr.			
3	DSRMIC		(	Dh		w	DSR Intr.			
4	RXIC		(	Dh		w	Receive Interrupt			
5	TXIC		(	Dh		w	Transmit Interrupt			
6	RTIC		(	Dh		W	Receive Timeout			
7	FEIC		(	Dh		w	Framing Error			
8	PEIC		(	Dh		w	Parity Error			
9	BEIC		(	Dh		w	Break Error			
10	OEIC		(	Dh		w	Overrun Error			
31dt11	<unused></unused>		(	000000h	r		Reserved, do not modify,	read as zero.		

Registe	er:	UARTDN	IACR				· · · · ·	Address:	48h	
Bits:		31dt0		Reset value	e:		0h	Attributes:	r	(w)
Descrip	escription: DMA Contro			ntrol Registe	er					
Bit	Identifier			Reset	eset Attr. Function / Description					
0	RXDMA	Æ		0h	r	w	If 1, DMA for the receive FIFO is enabled.			
1	TXDMA	Ξ		0h	r	W	If 1, DMA for the transmit	FIFO is enabled.		
2	DMAONI	KDMAE MAONERR		0h	r	w	If 1, DMA request outputs interrupt is asserted.	are disabled when U	JART er	ror
31dt3	<unused></unused>			00000000 h	r		Reserved, do not modify, 1	read as zero.		

Register: UA

UARTPeriphID0

Address:

FE0h

Bits:		31dt0		Reset value:			11h	Attributes:	r	
Descrip	otion:	Peripheral ID0 Register, hard cod			coded	1				
Bit	Identifier		Reset Attr.			Function / Description				
7dt0	UARTPer	iphID0		11h	r		These bits read back as 0x	11		
31dt8	<unused> 000000h</unused>		r		Reserved, read undefined	must read as zeros				

Registe	er:	UARTPer	iphID1	•				Address:	FE4h	
Bits:		31dt0					10h	Attributes:	r	
Descrip	otion:		Peripheral ID1 Register, hard co				1			
Bit	Identifier			Reset	Attr.         Function / Description					
7dt0	UARTPer	iphID1		10h	r		These bits read back as 0x10			
31dt8	<unused></unused>	1		000000h	r		Reserved, read undefined	must read as zer	OS	

Registe	er:	UARTPer	iphID2					Address:	FE8h	
Bits:		31dt0					24h	Attributes:	r	
Descrip	otion:		Peripheral	I ID2 Regist	er, harc	l codec	1			
Bit	Identifier		Reset				Function / Description			
7dt0	UARTPer	riphID2		34h	r		These bits read back as 0x34			
31dt8	<unused></unused>	000000h			r		Reserved, read undefined	must read as zer	os	

Registe	er:	UARTPer	riphID3		·			Address:	FECh	
Bits:		31dt0		Reset value	e:		0h	Attributes:	r	
Descrip	otion:		Peripheral	ID3 Regist	ter, harc	l codec	1			
Bit	Identifier			Reset	Attr.		Function / Description			
7dt0	UARTPer	iphID3		00h	r		These bits read back as 0x00			
31dt8	<unused></unused>			000000h	r		Reserved, read undefined	must read as zer	os	

Registe	er:	UARTPC	ellID0					Address:	FF0h	
Bits:		31dt0					Dh	Attributes:	r	
Descrip	otion:		PrimeCell	ID0 Regist	er, hard	l codec	1			
Bit	Identifier		I IIIIeee		Attr.		Function / Description			
7dt0	UARTPC	ellID0		0Dh	r		These bits read back as 0x0D			
31dt8	<unused></unused>	:d>		000000h	r		Reserved, read undefined	must read as zero	S	

Registe	er:	UARTPC	ellID1					Address:	FF4h	
Bits:		31dt0					F0h	Attributes:	r	
Descrip	otion:		PrimeCell	ID1 Regist	er, hard	l codec	1			
Bit	Identifier			Reset	Attr.		Function / Description			
7dt0	UARTPC	ellID1		F0h	r		These bits read back as 0xF0			
31dt8	<unused></unused>			000000h	r		Reserved, read undefined	must read as zer	OS	

Registe	r:	UARTPC	ellID2		·		Address:	FF8h	
Bits:		31dt0		Reset value	:	5h	Attributes:	r	
Descrip	otion:		PrimeCell	ID2 Regist	er, hard coded	1			
Bit	it Identifier Reset Attr.					Function / Description			

7dt0	UARTPCellID2	05h	r	These bits read back as 0x05
31dt8	<unused></unused>	000000h	r	Reserved, read undefined must read as zeros

Registe	er:	UARTPC	ellID3					Address:	FFCh	
Bits:		31dt0		Reset value	e:		B1h	Attributes:	r	
Descrip	otion:		PrimeCell ID3 Register, hard				1			
Bit	Identifier			Reset	Attr.		Function / Description			
7dt0	UARTPC	ellID3		B1h	r		These bits read back as 0xB1			
31dt8	<unused></unused>			000000h	r		Reserved, read undefined	must read as zeros	5	

### 5.3.10 SPI11-2 register

Base addresses see Chapter 5.2.

#### Address space:

Start_Addres				
s	End_Address	Modul/M	lemory_Name	Interface
0h	14h	SPI		APB
Module	Regis- ter/Memory	Read	Write	Address
/SPI				
	SSPCR0	r	w	0h
	SSPCR1	r	w	4h
	SSPDR	rh	w	8h
	SSPSR	r		Ch
	SSPCPSR	r	w	10h
	SSPIIR_SSPICR	rh		14h

# **Register description:**

A '0' is read from Software for each not specified Bit in the registers.

#### Module: /SPI

Regist	er:	SSPCR	10					Address:	0h	
Bits:		15dt0	R	Reset value:			0h	Attributes:	r	w
Descri	ption:		SSPCR0 PrimeCel			ister 0	and contains five bit fields that	control various fund	ctions within	the
Bit	Identifi	ier	R	Reset	Attr.		Function / Description			
3dt0	DSS		0	h	г	W	Data size select: 0000 Reserved, undefined op 0001 Reserved, undefined op 0010 Reserved, undefined op 0011 4-bit data 0100 5-bit data 0101 6-bit data 0111 8-bit data 1010 9-bit data 1000 9-bit data 1001 10-bit data 1011 12-bit data 1101 13-bit data 1100 13-bit data 1101 14-bit data 1110 15-bit data	peration		
5dt4	FRF		0	h	r	w	Frame format: 00 Motorola SPI frame forma 01 TI synchronous serial fram 10 National Mikrowire frame 11 Reserved, undefined opera	ne format e format		
6	SPO		0	h	r	W	SCLKOUT polarity (applicat		frame forma	t only)

ſ	7	SPH	0h	r	w	SCLKOUT phase (applicable to Motorola SPI frame format only).
	15dt8	SCR	00h	r	337	Serial Clock rate. The value SCR s used to generate the transmit and receive bit range of the PrimeCell SSPMS.

Regis	ster:	SSPC	R1				Address:	4h				
Bits:		6dt0	Rese	value:		0h	Attributes:	r	w			
Desc	ription:		SSPCR1 is the within the Pr			1 and contains five differ	ent bit fields, which con	trol various	functions			
Bit	Identi	fier	Rese	Attr.		Function / Description						
0	RIE		Oh	r	w	0 =Receive FIFO half-fu SSPRXINTR interrupt.	1 =Receive FIFO half-full or more condition generates the					
1       TIE       0h       r       w       Transmit FIFO interrupt enable: 0 =Transmit FIFO half-full or less condition does         1       TIE       0h       r       w       SSPTXINTR interrupt. 1 =Transmit FIFO half-full or less condition gener SSPTXINTR interrupt.         1       Receive FIFO overrun interrupt enable:							-	ite the				
2	RORI	E	Oh	r	w	Receive FIFO overrun in 0 =Overrun detection is the SSPRORINTR intern Clearing rhis bit to zero already asserted. 1 =Overrun detection is SSPRORINTR interrupt	disabled. Overrun condi rupt. also clears the SSPROR enabled. Overrun condit	INTR interr	upt if it is			
3	LBM			r	w	Loop back mode 0 =Normal serial port op 1 =Output of transmit se serial shifter internally.		to input of r	receive			
4	SSE		Oh	r	w	Synchronous serial port 0 =SSP operation disable 1 = operation enabled						
5	MS		0h	r	w	Master/slave mode selec PrimeCell SSPMS is dis 0 =Device configured as 1 =Device configured as	abled (SSE =0). s master (default).	ed only whe	en the			
6	SOD		Oh	r	w	Slave mode output disab (MS =1). In multiple-sla to broadcast a message t only the slave drives dat the RXD lines from mul in such systems, the SOI to drive the SSPTXD lin 0 =SSP may drive the SS 1 =SSP must not drive th	ve systems, it is possible o all slaves in the system a onto ist serial output li tiple slaves could be tied D may be set if the SSP s te. SPTXD output in slave r	e for an SSP i while ensu ne. In such l together. T slave is not	MS master uring that systems o operate			

Register:	SSPDR				· · · · ·	Address:	8h	
Bits:	15dt0		Reset value:	0000h		Attributes:	rh	w
Description:		Transm	it/Receive FIFO					

Register	r:	SSPSR					Address:	Ch	
Bits:		4dt0		Reset v	alue:	3h	Attributes:	r	
Descrip	Description:			is a reac atus.	l-only status reg	ister wich contains bits that indi	cate the FIFO fill status	and the	SSP
Bit	Identifi	er		Reset	Attr.	Function / Description			

0	TFE	1h	r	Transmit FIFO empty
1	TNF	1h	r	Transmit FIFO not full
2	RNE	0h	r	Receive FIFO not empty
3	RFF	0h	r	Receive FIFO full
4	BSY	0h	r	SSP busy flag

Register:	SSPCPSR	· · · ·		Address:	10h	
Bits:	7dt0	Reset value:	00h	Attributes:	r	w
Description:	Clock r	orescale divisor				

Registe	er:	SSPIIR	_SSPIC	R	·			Address:	14h	
Bits:		2dt0 Reset value:					0h	Attributes:	rh	
Descrip	Description: The in		The interview of the second se	nterrupt status is read from the SSP interrupt identification			ion register (SSPIIR	.)		
Bit	Identifi	dentifier		Reset	Attr.		Function / Description			
0	RIS			0h	rh		Read: SSP transmit FIFO service request interrupt status			
1	TIS		0h	rh		Read: SSP Receive FIFO ser	vice request interrup	ot status		
2	RORIS			0h	rh		Read: SSP Receive FIFO ove	errun interrupt status	5	

# 5.3.11 Timer 0-5 Register

Base address see Chapter 5.2.

#### Address space:

S	End_Address	Modul/I	Memory_Nan	
0h	D4h	timer_to	р	APB
Module	Register/Memory	Read	Write	Address
/timer top	Register/ Memory	Keau	WIIIC	Auuress
	TIM 0 MODE REG	(r)	(w)	0h
	TIM 0 PRESCALER REG	(r)	(w) (w)	4h
	TIM 0 LOAD REG	r	w	8h
	TIM 0 COUNT REG	r	~~~	Ch
	TIM 0 INT EV REG	r	W	10h
	TIM 0 EXT EV 1 REG	r	W	14h
	TIM 0 EXT EV 2 REG	r	W	18h
	TIM 1 MODE REG	(r)	(w)	20h
	TIM_1_MODE_REG	(r)	(w) (w)	2011 24h
	TIM 1 LOAD REG	r	w	2411 28h
	TIM 1 COUNT REG		vv	2011 2Ch
	TIM 1 INT EV REG	r r	W	30h
	TIM 1 EXT EV 1 REG	r		30h
	TIM 1 EXT EV 2 REG		W	34h
		r	W ()	40h
	TIM_2_MODE_REG	(r)	(w)	
	TIM 2 PRESCALER_REG	(r)	(w)	44h
	TIM_2_LOAD_REG	r	W	48h
	TIM_2_COUNT_REG	r		4Ch
	TIM_2_INT_EV_REG	r	W	50h
	TIM_2_EXT_EV_1_REG	r	w	54h
	TIM_2_EXT_EV_2_REG	r	W	58h
	TIM_3_MODE_REG	(r)	(w)	60h
	TIM_3_PRESCALER_REG	(r)	(w)	64h
	TIM_3_LOAD_REG	r	w	68h
	TIM_3_COUNT_REG	r		6Ch
	TIM_3_INT_EV_REG	r	w	70h
	TIM_3_EXT_EV_1_REG	r	W	74h
	TIM_3_EXT_EV_2_REG	r	W	78h
	TIM_4_MODE_REG	(r)	(w)	80h
	TIM_4_PRESCALER_REG	(r)	(w)	84h
	TIM_4_LOAD_REG	r	W	88h
	TIM_4_COUNT_REG	r		8Ch
	TIM_4_INT_EV_REG	r	W	90h
	TIM_4_EXT_EV_1_REG	r	W	94h
	TIM_4_EXT_EV_2_REG	r	W	98h
	TIM_5_MODE_REG	(r)	(w)	A0h
	TIM_5_PRESCALER_REG	(r)	(w)	A4h
	TIM_5_LOAD_REG	r	W	A8h
	TIM_5_COUNT_REG	r		ACh
	TIM 5 INT EV REG	r	W	B0h

TIM_5_EXT_EV_1_REG	r	W	B4h
TIM_5_EXT_EV_2_REG	r	w	B8h
GATE_TRIG_CONTROL_REG	(r)	(w)	C0h
CLOCK_DIVIDER_REG	(r)	(w)	C4h
EXT_GATE_TRIG_MUX_REG	(r)	(w)	C8h
EXT_EV_1_MUX_REG	(r)	(w)	CCh
EXT_EV_2_MUX_REG	(r)	(w)	D0h
SW_EVENT_TRIGGER_REG		(w)	D4h

# **Register allocation:**

A '0' is read from Software for each not specified Bit in the registers.

#### Module: /timer\_top

Registe	er:	TIM_0_M	DDE_REG					Address:	0h	
Bits:		31dt0		Reset va	lue:		00000000h	Attributes:	(r)	(w)
Descrip	otion:		Timer Mod	le Regist	er for Ti	imer 0				-
Bit	Identifier			Reset	Attr. Function / Description					
0	INIT_BIT			0h		w	Initialization (0 =INIT_BIT not active, 1 =INIT_BIT act			
3dt1	<reserved< td=""><td>&gt;</td><td></td><td>0h</td><td></td><td></td><td>not used</td><td></td><td></td><td></td></reserved<>	>		0h			not used			
4	CLK_INF	PUT_SELEC	CT	0h	r	w	Selection of Count-/Load-Clock 0 =CLK_TIMT, 1 =ext. Gate-/Triggersignal, see GATE EFFECT)			o bit
5	RELOAD	_DISABLE		0h	r	w	Reload Mode disable 0 =Reload Mode is active, 1 =Single Mode is active			
6	DIS_RLE G	_WHEN_W	/R_LDRE	0h	r	w	Disable Reload when Writimg Load-Register 0 =Reload Mode is active, 1 =Single Mode is active			
7	EXT_GATE_TRIG_ENABLE			0h	r	w	Selection of Gate-/Trigger signal 0 =INT_GATE_TRIG, 1 =EXT_GATE_TRIG is Ga /Trigger signal			ate-
8	GATE_P	OLARITY		0h	r	w	polarity of ext. Gate/ 0 =high active/rising		falling edg	ge
9	GATE_E	FFECT		0h	r	w	Effect of ext. Gate/Tr 0 =Gate-/Count-Mod =Trigger-/Toggle-Mo	e for CLK_INPUT_S		
10	TIMER_0	OUT_POLA	RITY	0h	r	w	polarity of TIM_OUT 0 =high active, 1 =lov			
12dt11	EVENT1	_CONTROI		0h	r	w	Effect of EXT_EV1	on External Event reg	gister	
13	EVENT1_INVERSION			0h	r	w	Inversion of Event1 0 =not inverted, 1 =ir	nverted		
15dt14	EVENT2	CONTROL	_	0h	r	r w Effect of EXT_EV2 on External Event register				
16	EVENT2	_INVERSIC	DN	0h	r	w	Inversion of Event2 0 =not inverted, 1 =ir	nverted		
31dt17	<reserved< td=""><td>&gt;</td><td></td><td>0h</td><td></td><td></td><td>not used</td><td></td><td></td><td></td></reserved<>	>		0h			not used			

Registe	er:	TIM_0_PR	ESCALER	REG		Address:	4h		
Bits: 31dt0			Reset value	2:	00000000h	Attributes:	(r)	(w)	
Descrip	Description: Timer PRESCALER					mer 0			
Bit Identifier			Reset	Attr.	Function / Description				

7dt0	PRESCALER_VALUE	00h	r	W	Prescaler Value
31dt8	<reserved></reserved>	000000h			not used

Registe	er:	DAD_REG					Address:	8h	·		
Bits:		31dt0	tt0 Reset value				0000000h Attributes: r				
Description: Timer L				D/RELOA	D Regi	ister fo	r Timer 0				
Bit	Identifier			Reset	Attr.		Function / Description				
31dt0	t0 LOAD_RELOAD_VALUE		ALUE	00000000 h	r	w	Load/Reload value				

Registe	er:								Ch	
Bits:		31dt0 Reset value:				00000000h	Attributes:	r		
Descrip	Description: Timer CC				er for Ti	mer ()	)			
Bit	Identifier			Reset	Attr.		Function / Description			
31dt0	1dt0 COUNTER_VALUE		00000000 h	r		Counter Value				

Registe	Register: TIM_0_INT_EV_REG							Address:	10h	
Bits:		31dt0					00000000h	Attributes:	r	w
Descrip	Description: Timer IN				egister	for Ti	mer 0			
Bit	Identifier			Reset	Attr.		Function / Description			
31dt0	1dt0 INT_EVENT_VALUE			00000000 h	r	w	Internal Event Value			

Registe	Register: TIM_0_EXT_EV_1_REG							Address:	14h	
Bits:		31dt0 Reset value:				00000000h	Attributes:	r	w	
Descrip	otion:	Timer EXT	_EVENT_2	2 Regis	ster for	Timer 0				
Bit	Identifier			Reset	Attr.		Function / Description			
31dt0	tt0 EXT_EVENT_1_VALUE		00000000 h	r	w	External Event 1 Value				

Register: TIM_0_EXT_EV_2_REG								Address:	18h	
Bits:					00000000h	Attributes:	r	w		
Descrip	otion:		Timer EXT	_EVENT_1	l Regis	ster for	Timer 0			
Bit	Identifier			Reset	Attr.		Function / Description			
31dt0	1dt0 EXT_EVENT_2_VALUE			00000000 h	r	w	External Event 2 Value			

Regist	er:	TIM_1_M	DDE_REG			Ť		Address:	20h		
Bits:		31dt0		Reset valu	ie:		00000000h	Attributes:	(r)	(w)	
Descri	ption:										
Bit	Identifier						Function / Description				
0	INIT_BIT		0h w				Initialization (0 =INIT_BIT not active, 1 =INIT_BIT active				
3dt1	<reserved< td=""><td>&gt;</td><td colspan="3"></td><td></td><td colspan="5">not used</td></reserved<>	>					not used				
4	CLK_INP	<reserved></reserved>			r	w	Selection of Count-/Load-Clock 0 =CLK_TIMT, 1 =ext. Gate-/Triggersignal, see als GATE_EFFECT)			o bit	
5	RELOAD_DISABLE			0h	r	W	Reload Mode disable 0 =Reload Mode is active,	1 =Single Mod	e is active		

0	DIS_RLD_WHEN_WR_LDRE G	0h	r	w	Disable Reload when Writimg Load-Register 0 =Reload Mode is active, 1 =Single Mode is active
7	EXT_GATE_TRIG_ENABLE	0h	r	w	Selection of Gate-/Trigger signal 0 =INT_GATE_TRIG, 1 =EXT_GATE_TRIG is Gate- /Trigger signal
8	GATE_POLARITY	0h	r	w	polarity of ext. Gate/Trigger signal 0 =high active/rising edge, 1 =low active/falling edge
9	GATE_EFFECT	0h	r	w	Effect of ext. Gate/Trigger signal 0 =Gate-/Count-Mode for CLK_INPUT_SELECT =0/1,1 =Trigger-/Toggle-Mode for CLK_INPUT_SELECT =0/1
10	TIMER_OUT_POLARITY	0h	r	w	polarity of TIM_OUT 0 =high active, 1 =low active
12dt11	EVENT1_CONTROL	0h	r	w	Effect of EXT_EV1 on External Event register
13	EVENT1_INVERSION	0h	r	w	Inversion of Event1 0 =not inverted, 1 =inverted
15dt14	EVENT2_CONTROL	0h	r	w	Effect of EXT_EV2 on External Event register
16	EVENT2_INVERSION	0h	r	w	Inversion of Event2 0 =not inverted, 1 =inverted
31dt17	<reserved></reserved>	0h			not used

Registe	er:	TIM_1_PR	ESCALER	REG	•	•		Address:	24h	
Bits:		31dt0		Reset value	e:		00000000h	Attributes:	(r)	(w)
Description: Timer PRESCALER Register for Timer 1										
Bit	Identifier			Reset	Attr.		Function / Description			
7dt0	PRESCAL	LER_VALU	E	00h	r	w	Prescaler Value			
31dt8	<reserved></reserved>			000000h			not used			

Registe	er:	TIM_1_LO		Address:	28h					
Bits:		31dt0 Reset value:				00000000h	Attributes:	r	w	
Descrip	otion:	Timer LOA	D/RELOA	D Reg	ister fo	r Timer 1				
Bit	Identifier			Reset	Attr.		Function / Description			
31dt0	31dt0 LOAD_RELOAD_VALUE			00000000 h	r	w	Load/Reload value			

Register: TIM_1_COUNT_REG								Address:	2Ch	
Bits:					:		00000000h	Attributes:	r	
Description: Timer Co				JNT Registe	er for T	imer 1				
Bit	Identifier			Reset Attr.			Function / Description			
31dt0	31dt0 COUNTER_VALUE		00000000 h	r		Counter Value				

Register:		TIM_1_IN	Γ_EV_REG	Address:	30h					
Bits:		31dt0		Reset value:			00000000h	Attributes:	r	w
Description: Timer INT_EVENT Register for Timer 1										
Bit	Identifier			Reset	Attr.		Function / Description			
31dt0	INT_EVENT_VALUE			00000000 h	r	w	Internal Event Value			

Register:	TIM_1_EX	T_EV_1_R	Address:	34h					
Bits: 31dt0			Reset value:	00000000h	Attributes:	r	w		
Description:		Timer EXT_EVENT_1 Register for Timer 1							

Bit	Identifier	Reset	Attr.		Function / Description
31dt0	EXT_EVENT_1_VALUE	00000000 h	r	w	External Event 1 Value

Registe	er:	TIM_1_EX	T_EV_2_R	EG				Address:	38h	
Bits:		31dt0		Reset value:			00000000h	Attributes:	r	w
Description: Timer EXT_EVENT_2 Register for Timer 1										
Bit	Identifier			Reset	Attr.		Function / Description			
31dt0	dt0 EXT_EVENT_2_VALUE 0		00000000 h	r	w	External Event 2 Value				

Registe	er:	TIM_2_MO	DDE_REG	<b>,</b>		÷	· · · · · ·	Address:	40h		
Bits:		31dt0		Reset va	lue:		00000000h	Attributes:	(r)	(w)	
Descrip	otion:		Timer Moo	le Registe	er for Ti	mer 2					
Bit	Identifier			Reset	Attr.		Function / Description				
0	INIT_BIT			0h		w	Initialization (0 =INIT_BIT not active, 1 =INIT_BIT acti				
3dt1	<reserved< td=""><td>&gt;</td><td></td><td>0h</td><td></td><td></td><td colspan="3">not used</td><td></td></reserved<>	>		0h			not used				
4	CLK_INPUT_SELECT			0h	r	w	Selection of Count-/Load-Clock 0 =CLK_TIMT, 1 =ext. Gate-/Triggersignal, see also bi GATE_EFFECT)			o bit	
5	RELOAD	_DISABLE		0h	r	w	Reload Mode disable 0 =Reload Mode is active	, 1 =Single Mod	e is active		
6	DIS_RLD_WHEN_WR_LDRE G			0h	r	w	Disable Reload when Writimg Load-Register 0 =Reload Mode is active, 1 =Single Mode is active				
7	EXT_GATE_TRIG_ENABLE		Oh	r	w	Selection of Gate-/Trigger signal 0 =INT_GATE_TRIG, 1 =EXT_GATE_TRIG is Gate- /Trigger signal			ate-		
8	GATE_PO	OLARITY		0h	r	w	polarity of ext. Gate/Trigg 0 =high active/rising edge		alling edg	ge	
9	GATE_E	FFECT		0h	r	w	Effect of ext. Gate/Trigge 0 =Gate-/Count-Mode for =Trigger-/Toggle-Mode f	CLK_INPUT_S			
10	TIMER_C	OUT_POLA	RITY	0h	r	w	polarity of TIM_OUT 0 =high active, 1 =low act	tive			
12dt11	EVENT1	CONTROL	1	0h	r	w	Effect of EXT_EV1 on E	xternal Event reg	gister		
13	EVENT1_	_INVERSIO	N	0h	r	w	Inversion of Event1 0 =not inverted, 1 =invert	ed			
15dt14	EVENT2	CONTROL		0h	r	w	Effect of EXT_EV2 on E	xternal Event reg	gister		
16	EVENT2_INVERSION			0h	r	w	Inversion of Event2 0 =not inverted, 1 =inverted				
31dt17	<reserved< td=""><td>&gt;</td><td></td><td>0h</td><td></td><td></td><td>not used</td><td></td><td></td><td></td></reserved<>	>		0h			not used				

Registe	er:	TIM_2_PR	ESCALER	REG				Address:	44h	
Bits:		31dt0		Reset value:			00000000h	Attributes:	(r)	(w)
Description: Timer PRESCALER Register for Timer 2										
Bit	Identifier			Reset	Attr.		Function / Description			
7dt0	PRESCAL	ESCALER_VALUE		00h	r	w	Prescaler Value			
31dt8	<reserved></reserved>	<reserved></reserved>		000000h			not used			

Register:	TIM_2_LOAD_REG			Address:	48h	
Bits:	31dt0	Reset value:	00000000h	Attributes:	r	w

Descrip	otion:	Timer LOA	D/RELOA	r Timer 2			
Bit	Identifier		Reset	Reset Attr. Function / Description			
31dt0	LOAD_RELOAD_VA	ALUE	00000000 h	r	w	Load/Reload value	

Registe	er:	TIM_2_CC	UNT_REG	-				Address:	4Ch	
Bits:		31dt0		Reset value:			00000000h	Attributes:	r	
Description: Timer COUNT Register for Timer 2										
Bit	Identifier	er		Reset	Attr.		Function / Description			
31dt0	0 COUNTER_VALUE		00000000 h	r		Counter Value				

Registe	ster: TIM_2_INT_EV_REG							Address:	50h	
Bits:	ts: 31dt0 Reset value:				00000000h	Attributes:	r	w		
Description: Timer INT_EVENT Register for Timer 2										
Bit	Identifier			Reset	Attr.		Function / Description			
31dt0	t0 INT_EVENT_VALUE		00000000 h	r	w	Internal Event Value				

Registe	er:	TIM_2_EX	T_EV_1_R	Address:	54h					
Bits:	31dt0 Reset value:			00000000h	Attributes:	r	w			
Description: Timer EXT_E				_EVENT_1	Regi	ster for	Timer 2			
Bit	Identifier			Reset	Attr.		Function / Description			
31dt0	EXT_EVE	ENT_1_VAI	LUE	00000000 h	r	w	External Event 1 Value			

Registe	er:	TIM_2_EX	T_EV_2_R	Address:	58h					
Bits:		31dt0		Reset value:			00000000h	Attributes:	r	W
Description: Timer EXT_EVENT_2 Register for Timer 2										
Bit	Identifier			Reset	Attr.		Function / Description			
31dt0	EXT_EVE	ENT_2_VAI	LUE	00000000 h	r	w	External Event 2 Value			

Regis	ter:	TIM_3_MODE_REC	j j				Address:	60h		
Bits:		31dt0	Reset va	lue:		00000000h	Attributes:	(r)	(w)	
Descr	iption:	Timer Mo	de Registe	er for Tii	mer 3					
Bit	Identifier		Reset	Attr.		Function / Description				
0	INIT_BIT	-			w	Initialization (0 =INIT_BIT not active, 1 =INIT_BIT activ				
3dt1	<reserved< td=""><td>&gt;</td><td>0h</td><td></td><td></td><td colspan="3">not used</td><td></td></reserved<>	>	0h			not used				
4	CLK_INP	CLK_INPUT_SELECT		r	w	Selection of Count-/Load-Clock 0 =CLK_TIMT, 1 =ext. Gate-/Triggersignal, see also bit GATE_EFFECT)			o bit	
5	RELOAD	_DISABLE	0h	r	w	Reload Mode disable 0 =Reload Mode is active	e, 1 =Single Mod	e is active		
6	DIS_RLD G	_WHEN_WR_LDRE	0h	r	w	Disable Reload when Wr 0 =Reload Mode is active	itimg Load-Regis	ster		
7	EXT_GA	TE_TRIG_ENABLE	0h	r	W	Selection of Gate-/Trigge 0 =INT_GATE_TRIG, 1 /Trigger signal		RIG is Ga	te-	
8	GATE_PO	DLARITY	0h	r	w	polarity of ext. Gate/Trig 0 =high active/rising edge		falling edg	e	

9	GATE_EFFECT	0h	r	w	Effect of ext. Gate/Trigger signal 0 =Gate-/Count-Mode for CLK_INPUT_SELECT =0/1,1 =Trigger-/Toggle-Mode for CLK_INPUT_SELECT =0/1
10	TIMER_OUT_POLARITY	0h	r	w	polarity of TIM_OUT 0 =high active, 1 =low active
12dt11	EVENT1_CONTROL	0h	r	w	Effect of EXT_EV1 on External Event register
13	EVENT1_INVERSION	0h	r	w	Inversion of Event1 0 =not inverted, 1 =inverted
15dt14	EVENT2_CONTROL	0h	r	w	Effect of EXT_EV2 on External Event register
16	EVENT2_INVERSION	0h	r	w	Inversion of Event2 0 =not inverted, 1 =inverted
31dt17	<reserved></reserved>	0h			not used

Registe	er:	TIM_3_PR	ESCALER	REG				Address:	64h	
Bits:		31dt0		Reset value	e:		00000000h	Attributes:	(r)	(w)
Descrip	otion:		Timer PRESCALER Reg				mer 3			
Bit	Identifier			Reset	Attr.		Function / Description			
7dt0	PRESCAL	ER_VALU	Е	00h	r	w	Prescaler Value			
31dt8	<reserved></reserved>	>		000000h			not used			

Registe	er:	TIM_3_LO	AD_REG					Address:	68h	
Bits:				Reset value	:		00000000h	Attributes:	r	w
Descrip	otion:	Timer LOA	D/RELOA	D Reg	ister fo	r Timer 3				
Bit	Identifier			Reset	Attr.		Function / Description			
31dt0	LOAD_RI	ELOAD_VA	ALUE	00000000 h	r	w	Load/Reload value			

Registe	er:	TIM_3_CO	UNT_REG				Address:	6Ch
Bits:		31dt0		Reset value		00000000h	Attributes:	r
Descrip	otion:		Timer COU	JNT Registe	er for Timer (	3		
Bit	Identifier			Reset	Attr.	Function / Description		
31dt0				00000000 h	r	Counter Value		

Registe	er:	TIM_3_IN	Γ_EV_REG	ſ				Address:	70h	•
Bits:				Reset value	e:		00000000h	Attributes:	r	W
Descrip	otion:		Timer INT	_EVENT R	egister	for Ti	mer 3			
Bit	Identifier			Reset	Attr.		Function / Description			
31dt0	1dt0 INT_EVENT_VALUE		E	00000000 h	r	w	Internal Event Value			

Registe	er:	TIM_3_EX	T_EV_1_R	EG				Address:	74h	
Bits:		31dt0		Reset value	e:		00000000h	Attributes:	r	W
Descrip	otion:		Timer EXT	_EVENT_1	l Regis	ster for	Timer 3			
Bit	Identifier			Reset	Attr.		Function / Description			
31dt0				00000000 h	r	w	External Event 1 Value			

Register:

TIM\_3\_EXT\_EV\_2\_REG

Address:

78h

Bits:	ts: 31dt0			Reset value	e:		00000000h	Attributes:	r	w
Descrip	otion:		Timer EXT	_EVENT_2	2 Regis	ster for	Timer 3			
Bit	Identifier			Reset	Attr.		Function / Description			
31dt0	EXT_EVE	ENT_2_VAI	LUE	00000000 h w		w	External Event 2 Value			

Registe	er:	TIM_4_MO	DDE_REG		·			Address:	80h	·	
Bits:		31dt0		Reset va	lue:		00000000h	Attributes:	(r)	(w)	
Descrip	otion:	•	Timer Moo	le Regist	er for T	imer 4		·	•	•	
Bit	Identifier			Reset	Attr		Function / Description	on			
0	INIT_BI	Г		0h		w	Initialization (0 =INIT_BIT not active, 1 =INIT_BIT a				
3dt1	<reserved< td=""><td>l&gt;</td><td></td><td>0h</td><td></td><td></td><td colspan="3">not used</td><td></td></reserved<>	l>		0h			not used				
4	CLK_IN	PUT_SELEC	CT	0h	r	w	Selection of Count-// 0 =CLK_TIMT, 1 = GATE_EFFECT)	Load-Clock ext. Gate-/Triggersigr	al, see als	o bit	
5	RELOAI	D_DISABLE		0h	r	w		Reload Mode disable 0 =Reload Mode is active, 1 =Single Mode is acti			
6	DIS_RLI G	D_WHEN_W	R_LDRE	0h	r	w		n Writimg Load-Regi active, 1 =Single Mod			
7	EXT_GA	G EXT_GATE_TRIG_ENABLE			r	w	Selection of Gate-/T 0 =INT_GATE_TRI /Trigger signal	rigger signal G, 1 =EXT_GATE_1	TRIG is Ga	ate-	
8	GATE_P	OLARITY		Oh	r	w	polarity of ext. Gate/ 0 =high active/rising	Trigger signal edge, 1 =low active/	falling edg	je	
9	GATE_E	FFECT		0h	r	w		rigger signal le for CLK_INPUT_S ode for CLK_INPUT			
10	TIMER_	OUT_POLA	RITY	Oh	r	w	polarity of TIM_OU 0 =high active, 1 =lo				
12dt11	EVENT1	_CONTROL	,	0h	r	w	Effect of EXT_EV1	on External Event reg	gister		
13	EVENT1_INVERSION			0h	r	w	Inversion of Event1 0 =not inverted, 1 =i	nverted			
15dt14	EVENT2_CONTROL			0h r w		w	Effect of EXT_EV2	on External Event reg	gister		
16	EVENT2_INVERSION 0h			0h	r	w	Inversion of Event2 0 =not inverted, 1 =i	nverted			
31dt17	<reserved< td=""><td></td><td>0h</td><td></td><td></td><td>not used</td><td colspan="3">not used</td></reserved<>		0h			not used	not used				

Registe	er:	TIM_4_PR	ESCALER	REG				Address:	84h	
Bits:		31dt0		Reset value:			00000000h	Attributes:	(r)	(w)
Descrip	otion:		Timer PRE	SCALER F	Registe	r for Ti	mer 4			
Bit	Identifier			Reset	Attr.		Function / Description			
7dt0	PRESCAL	ER_VALU	Е	00h	r	w	Prescaler Value			
31dt8	<reserved></reserved>	>		000000h			not used			

Registe	er:	TIM_4_LO	AD_REG	•				Address:	88h	
Bits:				Reset value	e:		00000000h	Attributes:	r	W
Descrip	otion:		Timer LOA	D/RELOA	D Reg	ister fo	r Timer 4			
Bit	Identifier			Reset	Attr.		Function / Description			
31dt0				00000000 h	r	w	Load/Reload value			

Registe	er:	TIM_4_CO	UNT_REG				Address:	8Ch
Bits:		31dt0		Reset value	2:	00000000h	Attributes:	r
Descrip	otion:		Timer COU	JNT Registe	er for Timer	4		
Bit	Identifier			Reset	Attr.	Function / Description		
31dt0				00000000 h	r	Counter Value		

Registe	er:	TIM_4_IN	Γ_EV_REG	T				Address:	90h	
Bits:				Reset value	e:		00000000h	Attributes:	r	W
Descrip	otion:	Timer INT	EVENT R	egister	for Ti	mer 4				
Bit	Identifier			Reset	Attr.		Function / Description			
31dt0	1dt0 INT_EVENT_VALUE		E	00000000 h		w	Internal Event Value			

Registe	er:	TIM_4_EX	T_EV_1_R	EG	•			Address:	94h	
Bits:				Reset value	e:		00000000h	Attributes:	r	w
Descrip	otion:		Timer EXT	_EVENT_1	l Regis	ster for	Timer 4			
Bit	Identifier			Reset	Attr.		Function / Description			
31dt0	1dt0 EXT_EVENT_1_VALUE		LUE	00000000 h	r	w	External Event 1 Value			

Registe	er:	TIM_4_EX	T_EV_2_R	EG				Address:	98h	
Bits:		31dt0		Reset value	e:		00000000h	Attributes:	r	w
Descrip	ption:		Timer EXT	_EVENT_2	2 Regis	ster for	Timer 4			
Bit	Identifier			Reset	Attr.		Function / Description			
31dt0	EXT_EVE	ENT_2_VAI	LUE	00000000 h	r	w	External Event 2 Value			

Regist	ter:	TIM_5_MO	DDE_REG		·		· · · · · · · · · · · ·	Address:	A0h	•		
Bits:		31dt0		Reset val	ue:		00000000h	Attributes:	(r)	(w)		
Descr	iption:		Timer Moo	le Register	for Tir	ner 5						
Bit	Identifier			Reset	Attr.		Function / Description					
0	INIT_BIT	I		0h		w	Initialization (0 =INIT_BIT not active, 1 =INIT_BIT activ					
3dt1	<reserved< td=""><td>&gt;</td><td></td><td>0h</td><td></td><td></td><td colspan="5">not used</td></reserved<>	>		0h			not used					
4	CLK_INP	NPUT_SELECT     Oh     r     w     Selection of Count-/Load-Clock       0h     r     w     0=CLK_TIMT, 1=ext. Gate-/Triggersignal, see a GATE_EFFECT)						al, see also	o bit			
5	RELOAD	DAD_DISABLE 0h r w Reload Mode is active, 1 =Single Mode is active						e is active				
6	DIS_RLD G	_WHEN_W	R_LDRE	0h	r	w	Disable Reload when Wr 0 =Reload Mode is active					
7	EXT_GA	FE_TRIG_E	ENABLE	0h	r	w	Selection of Gate-/Trigge 0 =INT_GATE_TRIG, 1 /Trigger signal	r signal		te-		
8	GATE_PO	DLARITY		0h	r	w	polarity of ext. Gate/Trig 0 =high active/rising edge		alling edg	e		
9	GATE_EFFECT       0h       r       W       Effect of ext. Gate/Trigger signal         0 =Gate-/Count-Mode for CLK_INPUT_SELECT =0/1       =Trigger-/Toggle-Mode for CLK_INPUT_SELECT =0						0/1,1					
10	TIMER_OUT_POLARITY0hrwpolarity of TIM_OUT 0 =high active, 1 =low active											

12dt11	EVENT1_CONTROL	0h	r	w	Effect of EXT_EV1 on External Event register
13	EVENT1_INVERSION	0h	r	337	Inversion of Event1 0 =not inverted, 1 =inverted
15dt14	EVENT2_CONTROL	0h	r	w	Effect of EXT_EV2 on External Event register
16	EVENT2_INVERSION	0h	r	337	Inversion of Event2 0 =not inverted, 1 =inverted
31dt17	<reserved></reserved>	0h			not used

Registe	er:	TIM_5_PR	ESCALER	REG				Address:	A4h	
Bits:		31dt0		Reset value:			00000000h	Attributes:	(r)	(w)
Descrip	otion:		Timer PRE	SCALER R	CALER Register for Timer 5					
Bit	Identifier				Attr.		Function / Description			
7dt0	PRESCAL	ER_VALU	E	00h	r	w	Prescaler Value			
31dt8	<reserved></reserved>	= ed>		000000h			not used			

Registe	er:	TIM_5_LO	AD_REG					Address:	A	8h	
Bits:		31dt0		Reset value	<b>:</b> :		00000000h	Attributes:	r	w	
Descrip	Description: Timer L			D/RELOA	D/RELOAD Register for Timer 5						
Bit	Identifier			Reset	Attr.		Function / Description				
31dt0	LOAD_RI	ELOAD_VA	ALUE	00000000 h	r	w	Load/Reload value				

Registe	er:	TIM_5_CC	UNT_REG	-	· · · · ·		Address:	ACh
Bits:		31dt0		Reset value		00000000h	Attributes:	r
Descrip	otion:		Timer COU	JNT Registe	er for Timer	5		
Bit	Identifier			Reset	Attr.	Function / Description		
31dt0	COUNTE	R_VALUE		00000000 h	r	Counter Value		

Registe	er:	Γ_EV_REC	ì				Address:	B0ł	1	
Bits:				Reset value	:		00000000h	Attributes:	r	w
Descrip	Description: Timer I			_EVENT R	egister	for Ti	mer 5			
Bit	Identifier				Attr.		Function / Description			
31dt0	INT_EVE	NT_VALU	E	00000000 h	r	w	Internal Event Value			

Registe	er:	TIM_5_EX	T_EV_1_R	EG				Address:	B4h	
Bits:		31dt0		Reset value	e:		00000000h	Attributes:	r	W
Descrip	otion:	Timer EXT	_EVENT_1	l Regis	ster for	Timer 5				
Bit	Identifier				Reset Attr.		Function / Description			
31dt0	1dt0 EXT_EVENT_1_VALUE		LUE	00000000 h	r	w	External Event 1 Value			

Registe	er:	TIM_5_EX	T_EV_2_R	EG				Address:	B8h	
Bits:				Reset value	:		00000000h	Attributes:	r	w
Descrip	Description: Timer E			_EVENT_2	2 Regis	ster for	Timer 5			
Bit	Identifier				Attr.		Function / Description			
31dt0	EXT_EVE	ENT_2_VA	LUE	00000000 h	r	w	External Event 2 Value			

Registe	er:	GATE_TR	IG_CONTR	ROL_REG	<i>.</i>	·		Address:	C0h	
Bits:		31dt0		Reset valu	e:		00000000h	Attributes:	(r)	(w)
Descrip	otion:		Timer Gate	e Control Re	egister					
Bit	Identifier			Reset	Attr.		Function / Description			
0	TIM_0_IN	T_GATE_	TRIG	0h	r	w	Software Gate-/Trigger sig	gnal Timer 0		
1	TIM_1_IN	T_GATE_	TRIG	0h	r	w	Software Gate-/Trigger signal Timer 1			
2	TIM_2_IN	T_GATE_	TRIG	0h	r	w	Software Gate-/Trigger signal Timer 2			
3	TIM_3_IN	T_GATE_	TRIG	0h	r	w	Software Gate-/Trigger signal Timer 3			
4	TIM_4_IN	T_GATE_	TRIG	0h	r	w	Software Gate-/Trigger sig	gnal Timer 4		
5	TIM_5_IN	T_GATE_	TRIG	0h	r	w	Software Gate-/Trigger sig	gnal Timer 5		
6	TIM_0_C	LK_EN		0h	r	w	Clock Enable Timer 0			
7	TIM_1_C	LK_EN		0h	r	w	Clock Enable Timer 1			
8	TIM_2_C	LK_EN		0h	r	w	Clock Enable Timer 2			
9	TIM_3_C	LK_EN		0h	r	w	Clock Enable Timer 3			
10	TIM_4_C	LK_EN		0h	r	w	Clock Enable Timer 4			
11	TIM_5_C	LK_EN		0h	r	w	Clock Enable Timer 5			
31dt12	<reserved< td=""><td>&gt;</td><td></td><td>00000h</td><td></td><td></td><td>not used</td><td></td><td></td><td></td></reserved<>	>		00000h			not used			

Registe	er:	CLOCK_E	IVIDER_R	EG				Address:	C4h	
Bits:		31dt0		Reset value	e:		00000000h	Attributes:	(r)	(w)
Descrip	otion:		Timer Cloc	k Devider l	Registe	er				
Bit	Identifier			Reset	Attr.		Function / Description			
7dt0	CLOCK_I	DIVIDER_	VALUE	00h	r	w	Clock Divider Value	Clock Divider Value		
8	CLK_DIV	_EN	$\frac{1}{0h} r w$		w	Clock Divider Enable (0 =disabled				
31dt9	<reserved></reserved>	>	000000h				not used			

Registe	er:	EXT_GAT	E_TRIG_M	IUX_REG				Address:	C8h		
Bits:		31dt0		Reset valu	e:		00000000h	Attributes:	(r)	(w)	
Descrip	otion:		Timer MU	X Register	Extern	al Gate					
Bit	Identifier			Reset	Attr.		Function / Description				
3dt0	TIM0_EX	T_G_T_SE	G_T_SEL_3_0 Oh r w				Selection of EXTERNAL_INPUTS(15:0) for EXT_GATE_TRIG of Timer 0				
7dt4	TIM1_EX	$T_G_T_SEL_3_0 \qquad 0h \qquad r \qquad w \qquad \begin{array}{c} EXT_GATE \\ Selection of E \\ EXT_GATE \end{array}$					Selection of EXTERNAL EXT_GATE_TRIG of Tin				
11dt8	TIM2_EX	T_G_T_SE	L_3_0	0h	r	w	Selection of EXTERNAL EXT_GATE_TRIG of Tin				
15dt12	TIM3_EX	T_G_T_SE	L_3_0	0h	r	w	Selection of EXTERNAL EXT_GATE_TRIG of Ti				
19dt16	TIM4_EX	T_G_T_SE	L_3_0	0h	r	w	Selection of EXTERNAL EXT_GATE_TRIG of Til				
23dt20	TIM5_EX	T_G_T_SE	L_3_0	0h	r	w	Selection of EXTERNAL EXT_GATE_TRIG of Ti				
31dt24	<reserved< td=""><td>&gt;</td><td></td><td>00h</td><td></td><td></td><td>not used</td><td></td><td></td><td></td></reserved<>	>		00h			not used				

Register:	EXT_EV_1	V_1_MUX_REG Address: CCh								
Bits:	31dt0		Attributes:	(r)	(w)					
Description:		Timer MU2								

Bit	Identifier	Reset	Attr.		Function / Description
3dt0	TIM0_EVENT1_SEL_3_0	0h	r	w	Selection of EXTERNAL_INPUTS(15:0) for EXT_Event 1 of Timer 0
7dt4	TIM1_EVENT1_SEL_3_0	0h	r	w	Selection of EXTERNAL_INPUTS(15:0) for EXT_Event 1 of Timer 1
11dt8	TIM2_EVENT1_SEL_3_0	0h	r	w	Selection of EXTERNAL_INPUTS(15:0) for EXT_Event 1 of Timer 2
15dt12	TIM3_EVENT1_SEL_3_0	0h	r	w	Selection of EXTERNAL_INPUTS(15:0) for EXT_Event 1 of Timer 3
19dt16	TIM4_EVENT1_SEL_3_0	0h	r	w	Selection of EXTERNAL_INPUTS(15:0) for EXT_Event 1 of Timer 4
23dt20	TIM5_EVENT1_SEL_3_0	0h	r	w	Selection of EXTERNAL_INPUTS(15:0) for EXT_Event 1 of Timer 5
31dt24	<reserved></reserved>	00h			not used

Registe	er:	EXT_EV_2	2_MUX_R	EG				Address:	D0h		
Bits:		31dt0		Reset value:			00000000h	Attributes:	(r)	(w)	
Descrip	otion:		Timer MU	X Registe	r Eventž	2 Selec	t				
Bit	Identifier			Reset	Attr.		Function / Description				
3dt0	TIM0_EV	M0_EVENT2_SEL_3_0			r	w	Selection of EXTERNAL_INPUTS(15:0) for EXT_Event of Timer 0				
7dt4	TIM1_EV	ENT2_SEL	_3_0	0h	r	w	Selection of EXTERNAL_INPUTS(15:0) for EXT_Even of Timer 1				
11dt8	TIM2_EV	ENT2_SEL	_3_0	0h	r	w	Selection of EXTERNAL of Timer 2	_INPUTS(15:0) for	EXT_I	Event 2	
15dt12	TIM3_EV	ENT2_SEL	_3_0	0h	r	w	Selection of EXTERNAL of Timer 3	_INPUTS(15:0) for	EXT_I	Event 2	
19dt16	TIM4_EV	ENT2_SEL	_3_0	0h	r	w	Selection of EXTERNAL of Timer 4	_INPUTS(15:0) for	EXT_I	Event 2	
23dt20	TIM5_EV	TIM5_EVENT2_SEL_3_0			r	w	Selection of EXTERNAL of Timer 5	_INPUTS(15:0) for	EXT_I	Event 2	
31dt24	24 <reserved></reserved>			00h			not used				

Registe	er:	SW_EVEN	T_TRIGGE	ER_REG				Address:	D4h	
Bits:		31dt0		Reset value:			00000000h	Attributes:		(w)
Descrip	otion:		Timer SW	Event Regis	ster					
Bit	Identifier			Reset	Attr. Function / Description					
5dt0	SW_EVE	SW_EVENT_TRIG5_0					Software Event for Saving register of Timer 50 1: Software event active,	-	in Int_Eve	nt
31dt6	<reserved< td=""><td colspan="3">Treserved&gt;</td><td></td><td></td><td>not used</td><td>·</td><td></td><td></td></reserved<>	Treserved>					not used	·		

# 5.3.12 ARM926 Watchdog-Register

Base address see Chapter 5.2.

#### Address space:

Start_Addres				
S	End_Address	Modul/Me	mory_Name	Interface
0h	18h	wdog		
Module	Register/Memory	Read	Write	Address
	WD_CTRL_STATU			
wdog	S	(r)(h)	(w)(k)	0h
	RELD0_LOW	(r)	w(k)	4h
	RELD0_HIGH	(r)	w(k)	8h
	RELD1_LOW	(r)	w(k)	Ch
	RELD1_HIGH	(r)	w(k)	10h
	WDOG0	rh		14h
	WDOG1	rh		18h

#### **Register allocation:**

A '0h ' is read from Software for each not specified Bit in the registers.

#### Module: /wdog

Regist	er:	WD_C	TRL_S	STATU	S			Address:	0h			
Bits:		31dt0		Reset-	Value:		00000000h	Attribute:	(r)(h) (w)(k)			
Besch	reibung	:	Contro	l/Status	s regist	er. Cor	figuration and control bits for	r the watchdog.				
Bit	Bezeic	hner	•	Reset	Attr.		Function / Description					
31dt1 6	Key_b	its		0000h		wk	Key bits for writing this register (read $= 0$ ). If bits 31-16 $= 9876h$ , bits 0-4 of this register will be write otherwise the operation has no effect.					
4	Status_	_Counte	er1	0h	rh		Watchdog status counter 1 (write is ignored): 0: Watchdog counter 1 has not expired 1: Watchdog counter 1 has expired Note: This bit then can only be read as '1' when RUN/xStop_Z is active (1).					
3	Status_Counter0			0h	rh		Watchdog status counter 0 ( 0: Watchdog counter 0 has r 1: Watchdog counter 0 has c Note: This bit then can only is active (1).	not expired expired				
2	Load_	Trigger		Oh	r	W	Watchdog trigger (load wate value of the Reload registers 0: Do not trigger watchdog 1: Trigger watchdog Although this bit can be read To trigger the watchdog cou bit; no 0/1 edge is required. The trigger signal acts on bo	s): d back, it acts or inters, it suffices	nly during a write. s to write a 1 to this			
1	Run_x	Stop_Z	1	0h	r	W	Enable/disable watchdog co 0: Watchdog counter 1 disal 1: Watchdog counter 1 enab Note: If this bit = 0, the XW ERTEC 200P is passive (1)	unter 1: bled bled VDOUT1 outpu	t of the			

					is 0.
0	Run_xStop_Z0	Oh	r	w	Enable/disable watchdog counter 0: 0: Watchdog counter 0 disabled 1: Watchdog counter 0 enabled Note: If this bit = 0, the XWDOUT0 output of the ERTEC 200P is active (0), the interrupt of the watchdog (WDINT) is 0 and the status bit of counter 0 (bit 3) is 0.

Registe	er:	RELD	D_LOW	7			· · · · · · ·	Address:	4h	·		
Bits:		31dt0		Reset-V	Value:		0000FFFFh	Attribute:	(r)	w(k)		
Beschr	eibung:		Reload	Regist	er 0_lo	w. Relo	ad value for bits 15:0 of wate	chdog counter 0.				
Bit	Bezeic	hner		Reset	Attr.		Function / Description					
31dt1 6	Key_bits 0000h wk					wk	Key bits for writing this regi If bits 31-16 = 9876h, bits 0 otherwise the operation has r	-15 of this register w	ill be w	ritten,		
15dt0	Reload	eload0 FFFFhr w					Reload value for bits 15:0 of watchdog counter 0					

Registe	er:	RELD	0_HIGI	H			· · · · · · · · · · · · · · · · · · ·	Address:	8	h	
Bits:		31dt0		Reset-	Value:		0000FFFFh	Attribute:	(1	r)	w(k)
Beschr	eibung:		Reload	Regist	er 0_hi	gh. Rel	oad value for bits 31:16 of w	atchdog counter	0.		
Bit	Bezeic	hner		Reset	Attr.		Function / Description				
31dt1 6	Key_b	Key_bits 0000h wk					Key bits for writing this regins $16 \pm 31 - 16 = 9876h$ , bits $000000000000000000000000000000000000$	-15 of this regis	ter will	be w	ritten,
15dt0	Reload	oad0 FFFFhr w					Reload value for bits 31-16 of watchdog counter 0				

Registe	er:	RELD	I_LOW	7				Address:	Ch		
Bits:		31dt0		Reset-	Value:		0000FFFFh	Attribute:	(r)	w(k)	
Beschr	eibung:		Reload	Regist	er 1_lo	w. Relo	bad value for bits 19:4 of watchdog counter 1.				
Bit	Bezeic	hner		Reset	Attr.		Function / Description				
31dt1 6	Key_b	Key_bits 0000h wk				wk	Key bits for writing this regi If bits 31-16 = 9876h, bits 0 otherwise the operation has 1	-15 of this register w	rill be w	vritten,	
15dt0	Reload	eload1 FFFFhr w					Reload value for bits 19:4 of watchdog counter 1.				

Registe	er:	RELD	1_HIGI	H				Address:	10h			
Bits:		31dt0		Reset-	Value:		0000FFFFh	Attribute:	(r)	w(k)		
Beschr	eibung:		Reload	Regist	er 1_hi	gh. Rel	oad value for bits 35:20 of w	atchdog counter 1.				
Bit	Bezeic	hner		Reset	Attr.		Function / Description					
31dt1 6	Key_b	Ley_bits     0000h     wk				wk	Key bits for writing this regi If bits 31-16 = 9876h, bits 0 otherwise the operation has 1	-15 of this register w	ill be w	vritten,		
15dt0	Reload	adl FFFFhr w					Reload value for bits 35:20 of watchdog counter 1					

Register:	WDOO	60	· · · · · · · · · · · · · · · · · · ·	Address:	14h		
Bits:	31dt0		Reset-Value:	FFFFFFFFh	Attribute:	rh	
Beschreibung:		Watch	watchdog counter 0.				

Register:	WDOG1		Address:	18h		
Bits:	31dt0	Reset-Value:	FFFFFFFh	Attribute:	rh	

|--|--|

# 5.3.13 F-Timer-Register

Base address see Chapter 5.2.

#### Address space:

Start_Addres s	End_Address	Modul/Men	nory_Name	Interface
0h	4h	FCOUNT	<interface></interface>	
	-		-	
Module	Register/Memory	Read	Write	Address
/FCOUNT				
	FCOUNTER_VA			
	L	r(h)		0h
	FCOUNTER_RES	rh	W	4h

#### **Register allocation:**

A '0' is read from Software for each not specified Bit in the registers.

#### Module: /FCOUNT

Register:	FCOUN	TER_VA	L	Address:	0h		
Bits:	31dt0		Reset value:	00000000h	Attributes:	r(h)	
Description: Timerwe			rt des F-Timers				

Registe	r:	FCOUN	TER_RES	5				Address:	4h		
Bits:		31dt0		Reset v	eset value: 0		0h	Attributes:	rh	w	
Descrip	Description: Reset register for F-counters. Resetting of the F-counter is only carried out if a data 0xXXXX 55AAh is entered in this register. Resets are thus possible through word and double-word accesses.										
Bit	Identifie	er		Reset	Attr.		Function / Description				
15dt0	FCOUN	T_RES	LWORD	0000h	r(h)	W	Lower half-word of the F-cour	nter reset			
31dt16	FCOUN D	T_RES_	HWOR	0000h	r(h)	w	Upper half-word of the F-coun	iter reset (don't care)			

# 5.3.14 GPIO register

Base address see Chapter 5.2.

### Address space:

Start_Addres	End Address	Modul/	Memory Name	Interface
s Oh	5Ch		viemory_ivame_	APB
011	JCII	gpio		AFD
Module	Register/Memory	Read	Write	Address
/gpio				
	GPIO_IOCTRL_0	r	W	0h
	GPIO_OUT_0	rh	W	4h
	GPIO_OUT_SET_0	rh	wt	8h
	GPIO_OUT_CLEAR_0	rh	wt	Ch
	GPIO_RES_DIS_0	r	W	10h
	GPIO_IN_0	rh		14h
	GPIO_PORT_MODE_0_L	r	W	18h
	GPIO_PORT_MODE_0_H	r	W	1Ch
	GPIO_IOCTRL_1	r	W	20h
	GPIO_OUT_1	rh	w	24h
	GPIO_OUT_SET_1	rh	wt	28h
	GPIO_OUT_CLEAR_1	rh	wt	2Ch
	GPIO_RES_DIS_1	r	w	30h
	GPIO_IN_1	rh		34h
	GPIO_PORT_MODE_1_L	r	w	38h
	GPIO_PORT_MODE_1_H	r	w	3Ch
	GPIO_IOCTRL_2	r	w	40h
	GPIO_OUT_2	rh	w	44h
	GPIO_OUT_SET_2	rh	wt	48h
	GPIO_OUT_CLEAR_2	rh	wt	4Ch
	GPIO_RES_DIS_2	r	W	50h
	GPIO_IN_2	rh		54h
	GPIO_PORT_MODE_2_L	r	W	58h
	GPIO_PORT_MODE_2_H	r	w	5Ch

### **Register allocatiom:**

A '0' is read from Software for each not specified Bit in the registers.

#### Module: /gpio

Register:	GPIO_IOCT	RL_0	Address:	0h	0h						
Bits:	31dt0	Reset value: FFFFFFFh		Attributes:	r	w					
Description:	)										

Register:	GPIO_C	OUT_0	· · · · ·	Address:	4h		
Bits:	31dt0	1 dt0 Reset value:		00000000h	Attributes: rh		W
Description: Output register for General Purpose IOs (31:0) 0: GPIO outputx = 0, 1: GPIO outputx = 1							

Register:	GPIO_	DUT_SE	ET_0		Address:	8h	·	
Bits:	31dt0		Reset value:	0000000	h	Attributes:	rh	wt
Description:		For writ 0: GPIC 1: GPIC	The setting of the obtained by the setting of the obtained by the setting of the obtained by the setting of th		for General Pu	rpose IOs (31:0)		

Register:	GPIO_OUT	_CLEAR_0		Address:	Ch		
Bits:	31dt0	Reset value:	00000000h	Attributes:	rh	wt	
Description:	Bit-selective reset of the output register for General Purpose IOs (31:0) For writing:						

Register:	GPIO_R	ES_DI	S_0	Address:	10h		
Bits:	31dt0		Reset value:	00000000h	Attributes:	r	W
Description:		For writ 0: XRE	ting: SET_GPIO_SM resets t	XRESET_GPIO_SM signal for he corresponding register bit of effect on the corresponding reg	all registers except of G	-	

Register:	GPIO_I	PIO_IN_0					Address:	ess: 14h		
Bits:	31dt0 Reset value:			00000000h		Attributes:	rh			
Description: Input register for General Purpose IOs (31:0)										

Register	r:	GPIO_	PORT_N	MODE_	0_L	·		Address:	18h	
Bits:		31dt0		Reset v	alue:		00000000h	Attributes:	r	W
Descrip	tion:		Functio 00 =GP 01 =alte 10 =alte	uration r n assigr PIO func ernate fu ernate fu ernate fu	tion inction	4 3	) port (15:0)			
Bit	Identifi	er		Reset	Attr.		Function / Description			
1dt0	GPIO_(	0_MOD	E_0_L	0h	r	W	Port GPIO(0)			
3dt2	GPIO_1	1_MOD	E_0_L	0h	r	w	Port GPIO(1)			
5dt4	GPIO_2	2_MOD	E_0_L	0h	r	W	Port GPIO(2)			
7dt6	GPIO_3	3_MOD	E_0_L	0h	r	w	Port GPIO(3)			
9dt8	GPIO_4	4_MOD	E_0_L	0h	r	w	Port GPIO(6)			
11dt10	GPIO_:	5_MOD	E_0_L	0h	r	w	Port GPIO(5)			
13dt12	GPIO_6	6_MOD	E_0_L	0h	r	w	Port GPIO(6)			
15dt14	GPIO_7	7_MOD	E_0_L	0h	r	w	Port GPIO(7)			
17dt16	GPIO_8	8_MOD	E_0_L	0h	r	w	Port GPIO(8)			
19dt18	GPIO_9	9_MOD	E_0_L	0h	r	w	Port GPIO(9)			
21dt20	GPIO_1	10_MOI	DE_0_L	0h	r	w	Port GPIO(10)			
23dt22	GPIO_1	11_MOI	DE_0_L	0h	r	w	Port GPIO(11)			
25dt24	GPIO_1	12_MOI	DE_0_L	0h	r	W	Port GPIO(12)			

27dt26	GPIO_13_MODE_0_L	0h	r	w	Port GPIO(13)
29dt28	GPIO_14_MODE_0_L	0h	r	W	Port GPIO(14)
31dt30	GPIO_15_MODE_0_L	0h	r	W	Port GPIO(15)

Registe	er:	GPIO_PORT_1	MODE_	0_H			Address:	1Ch	
Bits:		31dt0	Reset v	alue:		00000000h	Attributes:	r	w
Descrip	otion:	Function 00 =GF 01 =alt 10 =alt	uration r on assigr PIO func ernate fu ernate fu ernate fu	ument: etion unction	A B	D port (31:16)			
Bit	Identifi	er	Reset	Attr.		Function / Description			
1 dt0	GPIO_ H	16_MODE_0_	0h	r	W	Port GPIO(16)			
3dt2	GPIO_ H	17_MODE_0_	0h	r	W	Port GPIO(17)			
5dt4	GPIO_ H	18_MODE_0_	0h	r	W	Port GPIO(18)			
7dt6	GPIO_ H	19_MODE_0_	0h	r	W	Port GPIO(19)			
9dt8	GPIO_2 H	20_MODE_0_	0h	r	W	Port GPIO(20)			
11dt10	GPIO_2 H	21_MODE_0_	0h	r	W	Port GPIO(21)			
13dt12	GPIO_2 H	22_MODE_0_	0h	r	W	Port GPIO(22)			
15dt14	GPIO_2 H	23_MODE_0_	0h	r	W	Port GPIO(23)			
17dt16	GPIO_2 H	24_MODE_0_	0h	r	W	Port GPIO(24)			
19dt18	GPIO_2 H	25_MODE_0_	0h	r	w	Port GPIO(25)			
21dt20	GPIO_2 H	26_MODE_0_	0h	r	w	Port GPIO(26)			
23dt22	GPIO_2 H	27_MODE_0_	0h	r	w	Port GPIO(27)			
25dt24	GPIO_2 H	28_MODE_0_	0h	r	w	Port GPIO(28)			
27dt26	GPIO_2 H	29_MODE_0_	0h	r	w	Port GPIO(29)			
29dt28	GPIO_: H	30_MODE_0_	0h	r	w	Port GPIO(30)			
31dt30	GPIO_: H	31_MODE_0_	0h	r	w	Port GPIO(31)			

Register:	GPIO_I	OCTRL	<u>_1</u>		Address:	2	20h	
Bits:	31dt0		Reset value:	FFFFFFFh	Attributes:	I	ſ	w
Description:	Description: Configuration register 0: GPIOx = output, 1:			eral Purpose IOs (63:32) = input				

Register:	GPIO_0	DUT_1			·	Address:	2	24h	
Bits:	31dt0		Reset value:	00000000h		Attributes:	1	rh	w
Description.			register for General P 0 outputx = 0, 1: GPI	1 ( )					

Register:	GPIO_0	DUT_SE	ET_1	Address:	28h		
Bits:	31dt0		Reset value:	Attributes:	rh	wt	
		For writ 0: GPIC 1: GPIC	-		ral Purpose IOs (63:32)		

Register:	GPIO_OUT	CLEAR_1		Address:	2Ch				
Bits:	31dt0	0 Reset value: 0000000h Attributes: rl							
Description:	For 0: C 1: C	selective reset of the o writing: GPIO outputx remains u GPIO outputx $= 0$ d always returns 0	utput register for General	Purpose IOs (63:32)					

Register:	GPIO_R	RES_DI	S_1		Address:	30h	
Bits:	31dt0		Reset value:	00000000h	Attributes:	r	W
Description:		For writ 0: XRE	ting: SET_GPIO_SM resets t	XRESET_GPIO_SM signal for he corresponding register bit of effect on the corresponding reg	all registers except of G	-	

Register:	GPIO_IN_1			Address:	34h	
Bits:	31dt0	Reset value:	00000000h	Attributes:	rh	
Description:	-	egister for General Purpo O inputx = 0, 1: GPIO in	· · · · · · · · · · · · · · · · · · ·			

Register	r:	GPIO_	PORT_N	MODE_	1_L		· · · · · ·	Address:	38h	·
Bits:		31dt0		Reset v	alue:		00000000h	Attributes:	r	W
Descrip	tion:		Functio 00 =GP 01 =alte 10 =alte	n assign IO func ernate fu ernate fu	ment:	4 3	) port (47:32)			
Bit	Identifi	er		Reset	Attr.		Function / Description			
1dt0	GPIO_3	32_MO	DE_1_L	0h	r	w	Port GPIO(32)			
3dt2	GPIO_3	33_MO	DE_1_L	0h	r	W	Port GPIO(33)			
5dt4	GPIO_3	34_MO	DE_1_L	0h	r	W	Port GPIO(34)			
7dt6	GPIO_3	35_MO	DE_1_L	0h	r	w	Port GPIO(35)			
9dt8	GPIO_3	36_MO	DE_1_L	0h	r	W	Port GPIO(36)			
11dt10	GPIO_3	37_MO	DE_1_L	0h	r	W	Port GPIO(37)			
13dt12	GPIO_3	38_MO	DE_1_L	0h	r	w	Port GPIO(38)			
15dt14	GPIO_3	39_MO	DE_1_L	0h	r	W	Port GPIO(39)			
17dt16	GPIO_4	40_MO	DE_1_L	0h	r	W	Port GPIO(40)			
19dt18	GPIO_4	41_MO	DE_1_L	0h	r	w	Port GPIO(41)			
21dt20	GPIO_4	42_MO	DE_1_L	0h	r	w	Port GPIO(42)			
23dt22	GPIO_4	43_MO	DE_1_L	0h	r	w	Port GPIO(43)			
25dt24	GPIO_4	44_MO	DE_1_L	0h	r	W	Port GPIO(44)			

27dt26	GPIO_45_MODE_1_L	0h	r	w	Port GPIO(45)
29dt28	GPIO_46_MODE_1_L	0h	r	w	Port GPIO(46)
31dt30	GPIO_47_MODE_1_L	0h	r	w	Port GPIO(47)

Registe	er:	GPIO_PORT_	MODE_	1_H	•		Address:	3Ch	
Bits:		31dt0	Reset v	alue:		00000000h	Attributes:	r	w
Descrip	otion:	Function 00 =GI 01 =alt 10 =alt	uration r on assigr PIO func ernate fu ernate fu ernate fu	nment: etion unction	A B	O port (63:48)			
Bit	Identifi		Reset	Attr.		Function / Description			
1 dt0	GPIO_ H	48_MODE_1_	0h	r	W	Port GPIO(48)			
3dt2	GPIO_ H	49_MODE_1_	0h	r	W	Port GPIO(49)			
5dt4	GPIO_ H	50_MODE_1_	0h	r	w	Port GPIO(50)			
7dt6	GPIO_ H	51_MODE_1_	0h	r	w	Port GPIO(51)			
9dt8	GPIO_ H	52_MODE_1_	0h	r	w	Port GPIO(52)			
11dt10	GPIO_ H	53_MODE_1_	0h	r	w	Port GPIO(53)			
13dt12	GPIO_ H	54_MODE_1_	0h	r	w	Port GPIO(54)			
15dt14	GPIO_ H	55_MODE_1_	0h	r	w	Port GPIO(55)			
17dt16	GPIO_ H	56_MODE_1_	0h	r	w	Port GPIO(56)			
19dt18	GPIO_ H	57_MODE_1_	0h	r	w	Port GPIO(57)			
21dt20	GPIO_ H	58_MODE_1_	0h	r	w	Port GPIO(58)			
23dt22	GPIO_ H	59_MODE_1_	0h	r	w	Port GPIO(59)			
25dt24	GPIO_ H	60_MODE_1_	0h	r	w	Port GPIO(60)			
27dt26	GPIO_ H	61_MODE_1_	0h	r	w	Port GPIO(61)			
29dt28	GPIO_ H	62_MODE_1_	0h	r	w	Port GPIO(62)			
31dt30		63_MODE_1_	0h	r	w	Port GPIO(63)			

Register:	GPIO_IC	OCTRL	<u>2</u>		Address:	40h	
Bits:	31dt0		Reset value:	FFFFFFFh	Attributes:	r	w
Description:		U	ration register for Gene Dx = output, 1: GPIOx	eral Purpose IOs (95:64) = input			

Register:	GPIO_0	DUT_2			A	Address:	44h	
Bits:	31dt0		Reset value:	00000000h	А	Attributes:	rh	w
Description: 0: GPIO output = 0, 1: GPIO output = 1								

Register:	GPIO_OUT	_SET_2		Address:	48h	48h	
Bits:	31dt0	Reset value:	00000000h	Attributes:	rh	wt	
Description:	For <sup>-</sup> 0: G 1: G	selective setting of the writing: PIO outputx remains PIO outputx = 1 d always returns 0	output register for Gener	ral Purpose IOs (95:64)			

Register:	GPIO_O	UT_CL	EAR_2	Address:	4Ch		
Bits:	31dt0	I	Reset value:	00000000h	Attributes:	rh	wt
Description:	F 0 1	or writi : GPIO : GPIO	1	register for General Purpose IC	Os (95:64)		

Register:	GPIO_F	RES_DI	S_2		Address:	50h	
Bits:	31dt0		Reset value:	Attributes:	r	W	
Description:		For writ 0: XRE	ting: SET_GPIO_SM resets t	XRESET_GPIO_SM signal for he corresponding register bit of effect on the corresponding reg	all registers except of G	-	

Register:	GPIO_I	N_2				Address:	54h		
Bits:	31dt0		Reset value:			Attributes:	rh		
Description:		Input register for General Purpose IOs (95:64)							

Register	r:	GPIO_	PORT_N	MODE_	2_L			Address:	58h	
Bits:		31dt0		Reset v	alue:		00000000h	Attributes:	r	w
Descrip	otion:		Functio 00 =GP 01 =alte 10 =alte	n assign IO func ernate fu ernate fu	ment:	4 B	D port (79:64)			
Bit	Identifi	er		Reset	Attr.		Function / Description			
1dt0	GPIO_	64_MOI	DE_2_L	0h	r	W	Port GPIO(64)			
3dt2	GPIO_	65_MOI	DE_2_L	0h	r	W	Port GPIO(65)			
5dt4	GPIO_	66_MOI	DE_2_L	0h	r	w	Port GPIO(66)			
7dt6	GPIO_	67_MOI	DE_2_L	0h	r	w	Port GPIO(67)			
9dt8	GPIO_	68_MOI	DE_2_L	0h	r	w	Port GPIO(68)			
11dt10	GPIO_	69_MOI	DE_2_L	0h	r	w	Port GPIO(69)			
13dt12	GPIO_	70_MOI	DE_2_L	0h	r	w	Port GPIO(70)			
15dt14	GPIO_	71_MOI	DE_2_L	0h	r	w	Port GPIO(71)			
17dt16	GPIO_	72_MOI	DE_2_L	0h	r	w	Port GPIO(72)			
19dt18	GPIO_	73_MOI	DE_2_L	0h	r	w	Port GPIO(73)			
21dt20	GPIO_	74_MOI	DE_2_L	0h	r	w	Port GPIO(74)			
23dt22	GPIO_	75_MOI	DE_2_L	0h	r	w	Port GPIO(75)			
25dt24	GPIO_	76_MOI	DE_2_L	0h	r	w	Port GPIO(76)			

27dt26	GPIO_77_MODE_2_L	0h	r	w	Port GPIO(77)
29dt28	GPIO_78_MODE_2_L	0h	r	W	Port GPIO(78)
31dt30	GPIO_79_MODE_2_L	0h	r	W	Port GPIO(79)

Registe	er:	GPIO_PORT_	MODE_	2_H	•		Address:	5Ch	
Bits:		31dt0	Reset v	alue:		00000000h	Attributes:	r	W
Descrip	otion:	Functio 00 =GI 01 =alt 10 =alt	uration r on assigr PIO func ernate fu ernate fu ernate fu	nment: etion unction	A B	O port (95:80)			
Bit	Identifi		Reset	Attr.	-	Function / Description			
1 dt0	GPIO_ H	80_MODE_2_	0h	r	w	Port GPIO(80)			
3dt2	GPIO_ H	81_MODE_2_	0h	r	w	Port GPIO(81)			
5dt4	GPIO_ H	82_MODE_2_	0h	r	w	Port GPIO(82)			
7dt6	GPIO_ H	83_MODE_2_	0h	r	w	Port GPIO(83)			
9dt8	GPIO_ H	84_MODE_2_	0h	r	w	Port GPIO(84)			
11dt10	GPIO_ H	85_MODE_2_	0h	r	w	Port GPIO(85)			
13dt12	GPIO_ H	86_MODE_2_	0h	r	w	Port GPIO(86)			
15dt14	GPIO_ H	87_MODE_2_	0h	r	w	Port GPIO(87)			
17dt16	GPIO_ H	88_MODE_2_	0h	r	w	Port GPIO(88)			
19dt18	GPIO_ H	89_MODE_2_	0h	r	w	Port GPIO(89)			
21dt20	GPIO_ H	90_MODE_2_	0h	r	w	Port GPIO(90)			
23dt22	GPIO_ H	91_MODE_2_	0h	r	w	Port GPIO(91)			
25dt24	GPIO_ H	92_MODE_2_	0h	r	w	Port GPIO(92)			
27dt26	GPIO_ H	93_MODE_2_	0h	r	w	Port GPIO(93)			
29dt28	GPIO_ H	94_MODE_2_	0h	r	w	Port GPIO(94)			
31dt30	GPIO	95_MODE_2_	0h	r	w	Port GPIO(95)			

# 5.3.15 I-Filter-Register

Base address see Chapter 5.2.

# Address space:

Start Addres				
s	End_Address	Modul/	Memory_Name	Interface
0h	50h	i_filter		APB
	1			
Module	Register/Memory	Read	Write	Address
/i_filter	•			
	FILT_IP_VERSION	r		0h
	FILT_IP_DEVELOPMENT	r		4h
	FILT_ACCESS_ERR	(r)(h)	(w)	8h
	FILT_RELOAD_0	r	W	Ch
	FILT_RELOAD_1	r	w	10h
	FILT_RELOAD_2	r	w	14h
	FILT_RELOAD_3	r	w	18h
	FILT_RELOAD_4	r	w	1Ch
	FILT_RELOAD_5	r	w	20h
	FILT_RELOAD_6	r	w	24h
	FILT_RELOAD_7	r	w	28h
	FILT_DELAY_0	r	w	2Ch
	FILT_DELAY_1	r	w	30h
	FILT_DELAY_2	r	w	34h
	FILT_DELAY_3	r	w	38h
	FILT_DELAY_4	r	w	3Ch
	FILT_DELAY_5	r	w	40h
	FILT_DELAY_6	r	w	44h
	FILT_DELAY_7	r	w	48h
	FILT_DELAY_8	r	w	4Ch
	FILT DELAY 9	r	w	50h

# **Register allocation:**

#### Module: /i filter

Registe	er:	FILT_II	P_VER	SION					Address:	0h	
Bits:		31dt0		Reset value:			10100h		Attributes:	r	
Descrip	otion:										
Bit	Identifi	er		Reset	Attr.		Function / Description				
7dt0	DEBU	G_VERS	ION	00h	r		Is incremented for error correction (e.g. Metal Fix)				
15dt8	VERSI	ON		01h r			Version of the IP: 0x01: Initial state				
31dt16	CONFI	CONFIGURATION 0001h r				Configuration of the 0x0000: 8 filter time 0x0001: 8 filter time	es, 64 input				

Register:	FILT_IP_DEV	ELOPMENT	Address:	4h		
Bits:	31dt0	Reset value:	4E00807h	Attributes:	r	

Descrip	otion: Pro	ject-specific	imaging	of the design label
Bit	Identifier	Reset	Attr.	Function / Description
10dt0	BASELINE	007h	r	Number of the RR Label
15dt11	INKREMENT	01h	r	HDL increments of the ClearCase label
18dt16	РАТСН	0h	r	For identifying Metal fixes in the ASIC Flow. Only valid if platform = ASIC. Through it Increment/Baseline become invalid
20dt19	PLATFORM	Oh	r	00 = ASIC $01 = FPGA$ $10 = reserved$ $11 = user defined$
31dt21	IDENTIFIKATIO	N 027h	r	Unique number per module

Registe	r:	FILT_A	ACCESS	S_ERR	·	·		Address:	8h			
Bits:		31dt0		Reset v	value:		none	Attributes:	(r)(h)	(w)		
Descrip	tion:											
Bit	Identifi	er		Reset	Attr.		Function / Description					
6dt0	APB_A	DDRES	SS	00h	rh	w	Erroneous APB address in I-Filter					
27dt7	<reserv< td=""><td>ed&gt;</td><td></td><td></td><td></td><td></td><td colspan="6"></td></reserv<>	ed>										
29dt28	APB_S	IZE		0h	rh	w	00: Byte access 01: Half-word access 10: Word access 11: Reserved					
30	APB_V	VRITE		0h	rh	w	0: Read access 1: Write access					
31												

Register:	FILT_F	RELOAI	D_0		Address:	Ch	
Bits:	9dt0		Attributes:	r	W		
Description:				0 d by 1 has to be entered. The loa	d value 0x000 is conver	ted by tl	ne HW

Register:	FILT_F	RELOAI	D_1		Address:	10h	
Bits:	9dt0		Reset value:	000h	Attributes:	r	W
Description:				1 d by 1 has to be entered. The loa	nd value 0x000 is conver	ted by t	ne HW

Register:	FILT_R	ELOAI	0_2		Address:	14h	
Bits:	9dt0		Reset value:	Attributes:	r	W	
Description:				2 d by 1 has to be entered. The loa	ad value 0x000 is conver	ted by tl	ne HW

Register:	FILT_R	ELOAI	Address:	18h			
Bits:	9dt0		r	W			
Description:				3 d by 1 has to be entered. The loa	ad value 0x000 is conver	ted by t	he HW

Register:	FILT_R	ELOAI	D_4		Address:	1Ch	
Bits:	9dt0		Attributes:	r	W		
Description:				4 d by 1 has to be entered. The loa	nd value 0x000 is conver	ted by th	ne HW

Register:	FILT_F	RELOAI	RELOAD_5Address:20h								
Bits:	9dt0		Reset value:	Attributes:	r	W					
Description:				5 d by 1 has to be entered. The lo	ad value 0x000 is conver	rted by t	he HW				

Register:	FILT_R	ELOAI	D_6		Address:	24h	
Bits:	9dt0		Reset value:	000h	Attributes:	r	W
Description:				6 d by 1 has to be entered. The lo	ad value 0x000 is conver	rted by t	he HW

Register:	FILT_F	RELOAI	D_7		Address:	28h	
Bits:	9dt0		Attributes:	r	W		
Description:				7 d by 1 has to be entered. The loa	nd value 0x000 is conver	ted by tl	ne HW

Registe	er:	FILT_I	DELAY_0	·	·		Address:	2Ch	·	
Bits:		31dt0	Rese	value:		FFFFFFFh	Attributes: r w			
Descrip	otion:									
Bit	Identifi	ier	Rese	Attr.		Function / Description	1			
3dt0	IN_DE	LAY_0	Fh	r	w	0x0: TAKT0 0x1: TAKT1 0x2: TAKT2 0x3: TAKT3 0x4: TAKT4 0x5: TAKT5 0x6: TAKT6 0x7: TAKT7 0x8 - 0xE: No filtering	source for input signal 0: g, only synchronization synchronization, only passing	g on		
7dt4	IN_DE	LAY_1	Fh	r	W	See IN_DELAY_0	• • • • •	-		
11dt8	IN_DE	LAY_2	Fh	r	W	See IN_DELAY_0				
15dt12	IN_DE	LAY_3	Fh	r	W	See IN_DELAY_0				
19dt16	IN_DE	LAY_4	Fh	r	W	See IN_DELAY_0				
23dt20	IN_DE	LAY_5	Fh	r	w	See IN_DELAY_0				
27dt24	IN_DE	LAY_6	Fh	r	W	See IN_DELAY_0				
31dt28	1dt28 IN_DELAY_7		Fh	r	w	See IN_DELAY_0				

Registe	er:	FILT_C	ELAY	_1					Address:		30h	
Bits:		31dt0	t0 Reset value: FFFFFFh Attributes: r								r	w
Descrip	otion:											
Bit Identifier		Reset	Attr.		Function / Description							

3dt0	IN_DELAY_8	Fh	r	w	See IN_DELAY_0
7dt4	IN_DELAY_9	Fh	r	w	See IN_DELAY_0
11dt8	IN_DELAY_10	Fh	r	w	See IN_DELAY_0
15dt12	IN_DELAY_11	Fh	r	w	See IN_DELAY_0
19dt16	IN_DELAY_12	Fh	r	w	See IN_DELAY_0
23dt20	IN_DELAY_13	Fh	r	w	See IN_DELAY_0
27dt24	IN_DELAY_14	Fh	r	w	See IN_DELAY_0
31dt28	IN_DELAY_15	Fh	r	w	See IN_DELAY_0

Registe	r:	FILT_I	DELAY	_2	•			Address:	34h	·
Bits:		31dt0		Reset value:			FFFFFFFh	Attributes:	r	w
Descrip	Description:									
Bit	Bit Identifier			Reset	Attr.		Function / Description			
3dt0	IN_DE	LAY_1	5	Fh	r	W	See IN_DELAY_0			
7dt4	IN_DE	LAY_1	7	Fh	r	w	See IN_DELAY_0			
11dt8	IN_DE	LAY_18	3	Fh	r	w	See IN_DELAY_0			
15dt12	IN_DE	LAY_19	)	Fh	r	w	See IN_DELAY_0			
19dt16	IN_DE	LAY_2	)	Fh	r	w	See IN_DELAY_0			
23dt20	IN_DE	LAY_2	l	Fh	r	w	See IN_DELAY_0			
27dt24	27dt24 IN_DELAY_22 Fh		Fh	r	W	See IN_DELAY_0				
31dt28	IN_DE	LAY_23	3	Fh	r	W	See IN_DELAY_0			

Registe	er:	FILT_C	DELAY_	_3				Address:	38h	
Bits:		31dt0		Reset value:			FFFFFFFFh	Attributes:	r	W
Descrip	Description:									
Bit Identifier			Reset	Attr.		Function / Description				
3dt0	IN_DE	LAY_24	ŀ	Fh	r	W	See IN_DELAY_0			
7dt4	IN_DE	LAY_25	i	Fh	r	W	See IN_DELAY_0			
11dt8	IN_DE	LAY_26	,	Fh	r	W	See IN_DELAY_0			
15dt12	IN_DE	LAY_27	'	Fh	r	W	See IN_DELAY_0			
19dt16	IN_DE	LAY_28	;	Fh	r	W	See IN_DELAY_0			
23dt20	IN_DE	LAY_29	)	Fh	r	W	See IN_DELAY_0			
27dt24 IN_DELAY_30		Fh	r	W	See IN_DELAY_0					
31dt28	IN_DE	LAY_31		Fh	r	W	See IN_DELAY_0			

Registe	er:	FILT_DEL	AY_4				Address:	3Ch	
Bits:		31dt0	Reset	value:		FFFFFFFh	Attributes:	r	W
Description:									
Bit	Bit Identifier		Reset	Attr.		Function / Description			
3dt0	IN_DEI	LAY_32	Fh	r	W	See IN_DELAY_0			
7dt4	IN_DEI	LAY_33	Fh	r	w	See IN_DELAY_0			
11dt8	IN_DEI	LAY_34	Fh	r	w	See IN_DELAY_0			
15dt12	IN_DEI	LAY_35	Fh	r	w	See IN_DELAY_0			
19dt16	IN_DEI	LAY_36	Fh	r	w	See IN_DELAY_0			
23dt20	IN_DEI	LAY_37	Fh	r	w	See IN_DELAY_0			

27dt24	IN_DELAY_38	Fh	r	W	See IN_DELAY_0
31dt28	IN_DELAY_39	Fh	r	W	See IN_DELAY_0

Registe	er:	FILT_E	DELAY	_5				Address:	40h	
Bits:		31dt0		Reset value:			FFFFFFFFh	Attributes:	r	w
Description:										
Bit	Bit Identifier			Reset	Attr.		Function / Description			
3dt0	IN_DE	LAY_40	)	Fh	r	W	See IN_DELAY_0			
7dt4	IN_DE	LAY_41		Fh	r	W	See IN_DELAY_0			
11dt8	IN_DE	LAY_42	2	Fh	r	w	See IN_DELAY_0			
15dt12	IN_DE	LAY_43		Fh	r	w	See IN_DELAY_0			
19dt16	IN_DE	LAY_44	ŀ	Fh	r	w	See IN_DELAY_0			
23dt20	IN_DE	LAY_45	5	Fh	r	w	See IN_DELAY_0			
27dt24 IN_DELAY_46		j -	Fh	r	W	See IN_DELAY_0				
31dt28	ldt28 IN_DELAY_47 Fh		Fh	r	W	See IN_DELAY_0				

Registe	r:	FILT_I	DELAY	_6				Address:	44h	
Bits:		31dt0		Reset value:			FFFFFFFh	Attributes:	r	W
Descrip	Description:									
Bit Identifier			Reset Attr. Function / Description							
3dt0	IN_DE	LAY_48	8	Fh	r	w	See IN_DELAY_0			
7dt4	IN_DE	LAY_49	9	Fh	r	w	See IN_DELAY_0			
11dt8	IN_DE	LAY_5	0	Fh	r	W	See IN_DELAY_0			
15dt12	IN_DE	LAY_5	1	Fh	r	w	See IN_DELAY_0			
19dt16	IN_DE	LAY_52	2	Fh	r	W	See IN_DELAY_0			
23dt20	IN_DE	LAY_53	3	Fh	r	W	See IN_DELAY_0			
27dt24 IN_DELAY_54		4	Fh	r	W	See IN_DELAY_0				
31dt28	IN_DE	LAY_5	5	Fh	r	W	See IN_DELAY_0			

Registe	r:	FILT_I	DELAY	_7		•	· · · · · · · · ·	Address:	48h	÷	
Bits:		31dt0		Reset value:			FFFFFFFh	Attributes:	r	w	
Description:											
Bit	Identifier			Reset	Attr.		Function / Description	Function / Description			
3dt0	IN_DE	LAY_56	5	Fh	r	W	See IN_DELAY_0				
7dt4	IN_DE	LAY_57	7	Fh	r	w	See IN_DELAY_0				
11dt8	IN_DE	LAY_58	3	Fh	r	w	See IN_DELAY_0				
15dt12	IN_DE	LAY_59	)	Fh	r	w	See IN_DELAY_0				
19dt16	IN_DE	LAY_60	)	Fh	r	w	See IN_DELAY_0				
23dt20	IN_DE	LAY_61	l	Fh	r	w	See IN_DELAY_0				
27dt24 IN_DELAY_62 F		Fh	r	w	See IN_DELAY_0						
31dt28	IN_DE	LAY_63	3	Fh	r	w	See IN_DELAY_0				

Register:	FILT_DEI	ILT_DELAY_8 Address: 4Ch									
Bits:	31dt0	Reset value:	Attributes:	r	W						
Description:											

Bit	Identifier	Reset	Attr.		Function / Description
3dt0	IN_DELAY_64	Fh	r	w	See IN_DELAY_0
7dt4	IN_DELAY_65	Fh	r	W	See IN_DELAY_0
11dt8	IN_DELAY_66	Fh	r	w	See IN_DELAY_0
15dt12	IN_DELAY_67	Fh	r	W	See IN_DELAY_0
19dt16	IN_DELAY_68	Fh	r	w	See IN_DELAY_0
23dt20	IN_DELAY_69	Fh	r	w	See IN_DELAY_0
27dt24	IN_DELAY_70	Fh	r	W	See IN_DELAY_0
31dt28	IN_DELAY_71	Fh	r	w	See IN_DELAY_0

Registe	r:	FILT_I	DELAY	_9				Address:	50h	
Bits:		31dt0		Reset v	Reset value:		FFFFFFFh	Attributes:	r	w
Descrip	Description:									
Bit Identifier			Reset	Attr.		Function / Description				
3dt0	IN_DE	LAY_72	2	Fh	r	w	See IN_DELAY_0			
7dt4	IN_DE	LAY_73	3	Fh	r	w	See IN_DELAY_0			
11dt8	IN_DE	LAY_74	1	Fh	r	w	See IN_DELAY_0			
15dt12	IN_DE	LAY_75	5	Fh	r	w	See IN_DELAY_0			
19dt16	IN_DE	LAY_76	5	Fh	r	w	See IN_DELAY_0			
23dt20	3dt20 IN_DELAY_77		7	Fh	r	w	See IN_DELAY_0			
27dt24	7dt24 IN_DELAY_78 Fh		Fh	r	w	See IN_DELAY_0				
31dt28	IN_DE	LAY_79	)	Fh	r	w	See IN_DELAY_0			

#### 5.4 Detailed ARM Interrupt description

# 5.4.1 Interrupts at the ARM Interrupt Controller (IRQ)

- Typ F/S Edge-triggered interrupt on rising edge
- Typ F/F Edge-triggered interrupt on falling edge
- Typ P Level-triggered interrupt
- Typ \*) Type depending on the selected operating mode of the module
- Typ \*\*) Type depending on the external connection (ERTEC 200P pins). Can be F/F or F/S or P, depending on the external connection. Parameterization has to be made depending on the requirements of the application.

Interrupt IRQ <n></n>	Interrupt Name	Interrupt Source	Type Inverter	Description
0	DEFAULT VEC	_	-	Default Vector, must be tied to '0' on toplevel
1	GDMA IRQ	GDMA	F/S	Combined Interrupt
2	INT I2C	I2C	Р	Combined Interrupt
			F/S	PN-IP hat in ein I-TCM
3	Invalid Access	PN-IP		Adresslücke gegriffen
			F/S	PN-IP hat in ein D-TCM
4	Invalid Access	PN-IP	Р	Adresslücke gegriffen
5	UART1_UARTINTR	UART1		Combined Interrupt
6	UART1_UARTEINTR	UART1	P	Error Interrupt
7	UART2_UARTINTR	UART2	P	Combined Interrupt
8	UART2_UARTEINTR	UART2	Р	Error Interrupt
9	UART3_UARTINTR	UART3	Р	Combined Interrupt
10	UART3_UARTEINTR	UART3	Р	Error Interrupt
11	UART4_UARTINTR	UART4	Р	Combined Interrupt
12	UART4_UARTEINTR	UART4	Р	Error Interrupt
13	SPI1_SSPINTR	SPI1	Р	Combined Interrupt
14	SPI1_SSPRORINTR	SPI1	Р	Overrun Error Interrupt
15	SPI2_SSPINTR	SPI2	Р	Combined Interrupt
16	SPI2_SSPRORINTR	SPI2	Р	Overrun Error Interrupt
17	reserved	Reserved	-	-
18	Reserved	Reserved	-	Reserved
19	Reserved	Reserved	-	Reserved
20	Reserved	Reserved	-	Reserved
21	TIM OUT0	Timer 0	*)	Timer 0 Interrupt
22	TIM OUT1	Timer 1	*)	Timer 1 Interrupt
23	TIM OUT2	Timer 2	*)	Timer 2 Interrupt
24	TIM OUT3	Timer 3	*)	Timer 3 Interrupt
25	TIM OUT4	Timer 4	*)	Timer 4 Interrupt
26	TIM OUT5	Timer 5	*)	Timer 5 Interrupt
	_	Watchdog	F/S	ARM926 Watchdog
27	WD_INT_ARM926	ARM926		Interrupt
28	SPI1_TFE	SPI1	Р	Transmit FIFO empty
			Р	Receive FIFO not empty
				(entspricht
29	SPI1_RNE	SPI1		SPI1_SSPRXDMA)
30	SPI2_TFE	SPI2	Р	Transmit FIFO empty

			Р	Receive FIFO not empty
				(entspricht
31	SPI2_RNE	SPI2		SPI2_SSPRXDMA)
32	<b>GPIO0</b>	External Interrupt	**)	GPIO
33	GPIO1	External Interrupt	**)	GPIO
34	GPIO2	External Interrupt	**)	GPIO
35	GPIO3	External Interrupt	**)	GPIO
36	GPIO4	External Interrupt	**)	GPIO
37	GPIO5	External Interrupt	**)	GPIO
38	GPIO6	External Interrupt	**)	GPIO
39	GPIO7	External Interrupt	**)	GPIO
40	GPIO8	External Interrupt	**)	GPIO
41	GPIO9	External Interrupt	**)	GPIO
42	GPI010	External Interrupt	**)	GPIO
43	GPIO11	External Interrupt	**)	GPIO
44	GPIO12	External Interrupt	**)	GPIO
45	GPIO12 GPIO13	External Interrupt	**)	GPIO
46	GPIO14	External Interrupt	**)	GPIO
47	GPIO15	External Interrupt	**)	GPIO
	011015	EDC EVENT	P	Combined Interrupt
48	EDC Event	Register	1	(EDC-Event Register)
49	PLL-Lock	Clock Unit	F/S	PLL Lock State
50	PLL-Loss	Clock Unit	F/S	PLL Loss State
			F/S	Access to non-existing
51	AHB Address Error	Multilayer AHB		addresss at the AHB
			F/S	Access to non-existing
52	APB Address Error	AHB/APB Bridge		addresss at the APB
			Р	Access to non-existing
50		EMC		addresss in the EMC
53	EMC Address Error	EMC	Р	address area
54	PER_IF_ARM_IRQ	Per_IF		Event Interrupt
55	P1/2_INTERP	PHY0/1	F/S	Interrupt von PHY1/2
56	PN_IRQ2(0)	PN-IP (PN-ICU2)	F/S	PN Combined Interrupt
57	PN_IRQ2(1)	PN-IP (PN-ICU2)	F/S	PN Combined Interrupt
50			F/S	selectable special PN
58	PN_IRQ2(2)	PN-IP (PN-ICU2)	T /0	Interrupt
59	PN IRQ2( <b>3</b> )	PN-IP (PN-ICU2)	F/S	selectable special PN Interrupt
09	$1 \text{ IN}_{1} \text{ IN}_{2} (3)$	$\frac{1}{1000} \frac{1}{1000} \frac{1}{1000$	F/S	selectable special PN
60	PN_IRQ2(4)	PN-IP (PN-ICU2)	Γ/δ	Interrupt
	(·)		F/S	selectable special PN
61	PN_IRQ2( <b>5</b> )	PN-IP (PN-ICU2)	1,0	Interrupt
		, , , , , , , , , , , , , , , , , , , ,	F/S	selectable special PN
62	PN_IRQ2(6)	PN-IP (PN-ICU2)		Interrupt
			F/S	selectable special PN
63	PN_IRQ2(7)	PN-IP (PN-ICU2)		Interrupt
			F/S	selectable special PN
64	PN_IRQ2(8)	PN-IP (PN-ICU2)	<b>D</b> /0	Interrupt
65	DN IDADA	DN ID (DN ICU2)	F/S	selectable special PN
65	PN_IRQ2(9)	PN-IP (PN-ICU2)	F/S	Interrupt selectable special PN
66	PN_IRQ2(10)	PN-IP (PN-ICU2)	Г/ <b>З</b>	Interrupt
	111_11(22(10)	111-11 (111-1002)		monupi

1	1		7.10	
67	PN_IRQ2(11)	PN-IP (PN-ICU2)	F/S	selectable special PN Interrupt
			F/S	selectable special PN
68	PN_IRQ2(12)	PN-IP (PN-ICU2)		Interrupt
69	PN_IRQ2( <b>13</b> )	PN-IP (PN-ICU2)	F/S	selectable special PN Interrupt
09	<u> </u>	$\mathbf{FIN} = \mathbf{IF} \left(\mathbf{FIN} = \mathbf{IC} \cup \mathbf{Z}\right)$	F/S	
70	PN_IRQ2(14)	PN-IP (PN-ICU2)	г/З	selectable special PN Interrupt
			F/S	selectable special PN
71	PN_IRQ2(15)	PN-IP (PN-ICU2)		Interrupt
			F/S	selectable PNPLL
72	PNPLL_OUT9	PNPLL		Output
			F/S	selectable PNPLL
73	PNPLL_OUT10	PNPLL	7.10	Output
74	PNPLL OUT11	PNPLL	F/S	selectable PNPLL
/4	PNPLL_00111	PNPLL	F/S	Output selectable PNPLL
75	PNPLL OUT12	PNPLL	175	Output
- 10		TRIEL	F/S	selectable PNPLL
76	PNPLL OUT13	PNPLL		Output
			F/S	selectable PNPLL
77	PNPLL_OUT14	PNPLL		Output
			-	Software interrupt (fixed
78	SW_INT_0	Software Int's		in hardware)
79	SW INT 1	Software Int's	-	Software interrupt (fixed in hardware)
19	<u> </u>	Software fift's	-	Software interrupt (fixed
80	SW INT 2	Software Int's	-	in hardware)
			-	Software interrupt (fixed
81	SW_INT_3	Software Int's		in hardware)
			-	Software interrupt (fixed
82	SW_INT_4	Software Int's		in hardware)
			-	Software interrupt (fixed
83	SW_INT_5	Software Int's		in hardware)
84	SW INT 6	Software Int's	-	Software interrupt (fixed in hardware)
04	<u>5₩_1111_</u> 0	Software fift's	-	Software interrupt (fixed
85	SW INT 7	Software Int's		in hardware)
			F/S	Combined Interrupt
		Modul_Access_		for address missmatches
86	Modul_Access_Error	Error Register		in modules
87	Reserved		-	
	Invalid I-TCM926		F/S	ARM926 hat in ein I-
00		ARM926 Sub-		TCM Adresslücke
88	Access	system	F/S	gegriffen ARM926 hat in ein D-
	Invalid D-TCM926	ARM926 Sub-	170	TCM Adresslücke
89	Access	system		gegriffen
90	Reserved		-	
91	Reserved		-	
92	Reserved		-	
93	Reserved		-	
94	Reserved		-	
95	Reserved		-	

#### Table 18: ARM IRQ-Interrupts

The IRQ Interrupt output of the ARM-ICU (ICUIRQ\_O) is switched inverted to the Interrupt output (nIRQ) of the ARM926EJ-S.

### 5.4.2 Fast-Interrupts at the ARM Interrupt Controller (FIQ)

The Interrupt sources listed in Table 19 are used as high-priority interrupts. The interrupts for FIQ serve for example for debugging.

Interrupt FIQ <n></n>	Interrupt Name	Interrupt Source	Type In	nverter	Description
0	DEFAULT_VEC	-	-		Default Vector must be tied to '0' on top level
1	Optional	Optionally from IRQs	F/S		Freely programmable IRQ source
2	Optional	Optionally from IRQs	F/S		Freely programmable IRQ source
3	Optional	Optionally from IRQs	F/S		Freely programmable IRQ source
4	Optional	Optionally from IRQs	F/S		Freely programmable IRQ source
5	Optional	Optionally from IRQs	F/S		Freely programmable IRQ source
6	Optional	Optionally from IRQs	F/S		Freely programmable IRQ source
7	Optional	Optionally from IRQs	F/S		Freely programmable IRQ source

#### **Table 19: FIQ-Interrupts**

The FIQ Interrupt output of the ARM-ICU (ICUFIQ\_O) is switched inverted to the Interrupt output (nFIQ) of the ARM926EJ-S.

# **6 MISCELLANEOUS**

# 6.1 Directory of abbreviations / terms

AHB	AMBA Advanced Highperformance Bus
AMBA	Advanced Microcontroller Bus Architecture
APB	AMBA Advanced Peripheral Bus
AR	Application Relationship (z.B. Controller <-> Device)
CR	Communication Relationship (z.B. Input Data / Output Data)
D_TCM	Data Tightly Coupled Memory
DFT	Design For Test
DFP	Dynamic Frame Packing
GDMA	Generell Direct Memory Access
EMC	External Memory Controller (before EMIF)
ETM	Embedded Trace Macrocell
FIQ	Fast Interrupt Request
GPIO	General Purpose Input/Output
HW	Hardware
I_TCM	Instruction Tightly Coupled Memory
ICU	Interrupt Control Unit
IRQ	Interrupt Request
IRT	Isochrones Realtime
ISR	Interrupt Service Register
IP	Intellectual Property
JTAG	Joint Test Action Group
MC	Motion Control
NMI	Non Maskable Interrupt
PCB	Printed Circuit Board
PHY	Physical Layer
PLL	Phase Locked Loop
RT	Realtime
SCRB	System Control Register Block
SDRAM	Synchronous Dynamic RAM
SPI	Standard Serial Peripheral Interface
SW	Software
t.b.d.	To be defined
TCM	Tightly Coupled Memory
TIA	Totally Integrated Automation
UART	Universal Asynchronous Receiver/Transmitter
UC	Use Case
XHIF	Host Interface (before LBU)

### 6.2 Literature list

- /1/ IEEE 802.1D 2004 (MAC-Bridges)
- /2/ IEEE 802.1Q 2003 (VLANs)
- /3/ IEEE1149.1 (Boundary Scan)
- /4/ ETM9 Technical Reference Manual (Rev. r2p2) (ARM DDI 0157G)
- /5/ ETM Specification (ARM IHI 0014 Q)
- /6/ ARM9E-S Technical Reference Manual (Rev. 1)(ARM DDI 0165B)
- /7/ ARM926EJ-S Technical Reference Manual (Version: r0p5)(ARM DDI 0198E)
- /9/ Using Embedded ICE; Appl. Note 31; Issue C
- /15/ DDI0183G\_uart\_pl011\_r1p4\_trm.pdf, UART (PL011) Technical Reference Manual
- /16/ IEC 61158-5-10 V2.3 (PNO) und IEC 61158-6-10 V2.3 (PNO)
- /29/ I 2C-Bus Specification, V2.1 von 01.2000
- /46/ ETB11 Technical Reference Manual (ARM DDI0275D)