SIMATIC S5

IP 240 Counter/Positioning/ Position Decoder Module


Manual

EWA 4NEB 811 6120-02b

Edition 03

Siemens has developed this document for its licensees and customers. The information contained herein is the property of Siemens and may not be copied, used, or disclosed to others without prior written approval from Siemens. Users are cautioned that the material contained herein is subject to change by Siemens at any time and without prior notice.

Siemens shall not be responsible for any damages, including consequential damages, caused by reliance on material presented, including but not limited to typographical, electronic, arithmetic, or listing errors.



Only qualified personnel should install or maintain this equipment after becoming thoroughly familiar with all warnings, safety notices, and maintenance procedures contained in this manual. The successful and safe operation of this equipment is dependent upon proper handling, installation, operation, and maintenance.

The following are definitions of the terms "qualified person," "danger," "warning," and "caution," as applicable for this document.

Qualified Person

One who is familiar with the installation, construction, and operation of this equipment and the hazards involved. In addition, the person should have the following qualifications:

- Be trained and authorized to use and tag circuits and equipment in accordance with established safety practices
- Be trained in the proper care and use of protective equipment in accordance with established safety practices
- Be trained in rendering first aid

DANGER

Indicates loss of life, severe personal injury, or substantial property damage will result if proper precautions are not taken.

WARNING

Indicates loss of life, severe personal injury, or substantial property damage can result if proper precautions are not taken.

CAUTION

Indicates minor personal injury or property damage can result if proper precautions are not taken.

STEP 5® and SIMATIC® are registered trademarks of Siemens AG.

Copyright © Siemens AG 1990 First Printing, March 1991 Printed in the Federal Republic of Germany

۰

Supplement to the IP 240 Manual, Order No. 6ES5 998 0TB22, Edition 3

Use of the IP 240 in the S7-400 programmable controller

This manual has been supplemented by Appendices A, B and C. They include information on how to install S5 modules in an S7-400 programmable controller when using an adapter casing.

Replacement Pages for IP 240 Manual, MLFB 6ES5 998 OTB22, Edition 3

The current manual is valid for the following modules:

- IP 240, MLFB 6ES5 240-1AA21 and
- IP 240, MLFB 6ES5 240-1AA12.

Use with the IP 240, MLFB 6ES5 240-1AA21

The IP 240, MLFB 6ES5 240-1AA21 is a further development of the IP 240, MLFB 6ES5 240-1AA12. With this MLFB, the module was converted to SMD components as far as possible. The changes to the module description required as a result of the changes have been included in Edition 3 of this manual.

The replacement pages at the end of the manual can be ignored in this case.

Use with the IP 240, MLFB 6ES5 240-1AA12

Supplements and changes to the revised module IP 240, MLFB 6ES5 240-1AA21 have been included in Edition 3 of this manual.

To use this manual with the IP 240, MLFB 6ES5 240-1AA12, you must replace the relevant pages of the manual with the following pages 2-1 to 2-8, 3-1 to 3-2, 5-1 to 5-4 and 5-7 to 5-8 (at the end of the manual).

The pages

- for MLFB 6ES5 240-1AA12 have the number 811 6120-01 in the footer
- for MLFB 6ES5 240-1AA21 have the number 811 6120-01a in the footer

Preface	
Introduction	
System Overview	1
Module Description and Accessories	2
Addressing	3
Hardware Installation	4
Operation	5
Functional Description	6
Position Decoding	7
Counting	8
IP 252 Expansion	9
Positioning	10
Direct Data Interchange with the IP 240	11
Response Times	12
Encoder Signals	13
Error Messages	14
Appendices	A/B C

Index

Preface

In addition to open and closed-loop control, the programmable controllers of the SIMATIC S5 family execute special tasks such as positioning and counting. So that these auxiliary functions do not unnecessarily load the central processor (S5 CPU), they are handled by standalone "intelligent" I/O modules. These have their own microprocessors and execute special time-critical tasks autonomously.

The two-channel IP 240 module is suitable for the following applications:

Position decoding

The IP 240 counts and processes pulses from incremental encoders. Cam controllers and limit switches can be simulated by comparing the actual value with preset tracks.

Counting

The IP 240 is suitable for gate-controlled counting of rapid pulse trains and for initiating specific reactions when the count reaches zero.

• IP 252 expansion

The IP 240 operates as a slave for the IP 252 closed-loop control module, thus allowing the connection of other incremental encoders to the IP 252. The acquired signals are transferred direct to the IP 252.

Positioning

The IP 240 enables controlled positioning with cutoff points. As many as 254 positions can be stored on the IP for this purpose. When a position has been selected, either the direction of travel or the traversing speed can be specified directly over the IP outputs. The approach is controlled and monitored via three selectable operating distance ranges. Incremental encoders are used for position sensing.

The module can intervene direct in the process or flag process states over four digital outputs (two per channel).

The IP 240 has interrupt capability, making it possible to report certain events direct to the S5 CPU.

Standard software function blocks are available for handling the data interchange between the S5 CPU and the IP 240.

Introduction

The following pages contain information which will help you to use this manual.

Description of Contents

The contents of this manual can be divided into blocks according to topic:

- Module description
- Addressing
- Hardware installation and notes on operation
- Functional description
- Position decoding, counting, IP 252 expansion, positioning
- Direct data interchange with the IP 240
- Response times, encoder signals
- Error messages

At the end of the book you will find correction forms. Please enter any suggestions you may have in the way of improvements or corrections in this form and send it to us. Your comments will help us to improve the next edition.

Courses

SIEMENS provide SIMATIC S5 users with extensive opportunities for training.

For more information, please contact your SIEMENS representative.

Reference Literature

This manual is a comprehensive description of the IP 240. Topics not specific to the IP 240, however, are only briefly dealt with. You will find more detailed information in the following literature:

• **Speicherprogrammierbare Steuerungen SPS** (available in German only) Volume 1: Logic and sequential controls; from the control problem to the control program.

Günter Wellenreuther, Dieter Zastrow Braunschweig 1987

Contents:

- How a programmable controller works
- The theory of logic control using the STEP 5 programming language for SIMATIC S5 programmable controllers.

Order No.: ISBN 3-528-04464-0

Automating with the S5-115U
 SIMATIC S5 programmable controllers

Hans Berger Siemens AG, Berlin and Munich 1989

Contents:

- STEP 5 programming language
- Program processing
- Integral blocks
- Interfaces to the peripherals

Order No.: ISBN 3-8009-1526-X

Automating with the S5-135U
 SIMATIC S5 programmable controllers

Hans Berger Siemens AG, Berlin and Munich 1989

Contents:

- STEP 5 programming language
- Program processing
- Integral blocks
- Interfaces to the peripherals
- Multiprocessor operation

Order No.: ISBN 3-8009-1537-5

• Automating with the SIMATIC S5-155U SIMATIC S5 programmable controllers

Hans Berger Siemens AG, Berlin and Munich 1989

Order No.: ISBN 3-8009-1538-3

You can find information on the range of units in the following catalogs:

- ST 52.3 "S5-115U Programmable Controller"
- ST 57 "Standard Function Blocks and Drivers for U-Range Programmable Controllers"
- ST 59 "S5 Programmers"
- ET 1.1 "ES 902 C Modular Packaging System 19 in. Design"
- MP 11 Thermocouples, Compensating Boxes

There are separate manuals for other components and modules (e.g. CPUs and SINEC L1). We refer to these information sources at the appropriate points in the text.

Conventions

In order to improve the readability of the manual, a menu-style breakdown was used, i.e.:

- The individual chapters can be quickly located by means of a thumb register.
- There is an overview containing the headings of the individual chapters at the beginning of the manual.
- Each chapter is preceded by a breakdown of its subject matter. The individual chapters are subdivided into sections and subsections. Bold face type is used for further subdivisions.
- Pages, figures and tables are numbered separately in each chapter. The page following the chapter breakdown contains a list of the figures and tables appearing in that particular chapter.

Certain conventions were observed when writing the manual. These are explained below.

- A number of abbreviations have been used. Example: Central processing unit (CPU)
- Footnotes are identified by a superscript consisting of a small digit (e.g. "1") or "*". The actual footnote is generally at the bottom of the page or underneath a table.
- Cross-references are shown as follows: "(Section 7.3.2)" refers to subsection 7.3.2. No references are made to individual pages.
- Actions required from the user are introduced by the symbol .
- All dimensions in drawings etc. are given in millimetres (mm). This is followed by the value in inches in parentheses. Example: 187 (7.29).
- Values can be expressed by binary, decimal or hexadecimal numbers. The number system is indicated by a subscript; example: F000_H.
- Especially important imformation is written in text boxes. A heading in the upper part of the text box defines the meaning of the note.

Note

is important imformation on the product, the handling of the product or parts of documentation that have to be observed very carefully.



Warning

means that loss of life, severe personal injury or substantial property damage can result if proper precautions are not taken.

Manuals can only describe the current version of the programmable controller. Should modifications or supplements become necessary in the course of time, a supplement will be prepared and included in the manual the next time it is revised. The relevant version or edition of the manual appears on the cover. In the event of a revision, the edition number will be incremented by "1".

Conventions

The following conventions are used in this book and are listed for your reference:

Convention	Definition	Example
	A box that indicates a type of hazard, describes its implications, and tells you how to avoid the hazard is a cautionary statement. Some cautionary statements include a graphic symbol representing an electrical or radio-frequency hazard. All cautionary statements have one of the following levels of caution:	
	 A danger indicates that loss of life, severe personal injury, or substantial property damage will result if proper precautions are not taken. 	
	 A warning indicates that loss of life, severe personal injury, or substantial property damage can result if proper precautions are not taken. 	
	 A caution indicates that minor personal injury or property damage can result if proper precautions are not taken. 	

1 System Overview

- Module Description and Accessories
- 2 3 Addressing
- 4 Hardware Installation
- 5 Operation
- 6 **Functional Description**
- 7 **Position Decoding**
- 8 Counting
- IP 252 Expansion 9
- 10 Positioning
- Direct Data Interchange with the IP 240 11
- Response Times 12
- Encoder Signals 13
- 14 Error Messages

Figu	es
1-1. 1-2.	Modes of the IP 240 Module11IP 240 with and without Adapter Casing12S5-115U with the IP 240 Module12

1 System Overview

Intelligent input/output modules (I/Os) extend the field of applications of the SIMATIC S5 programmable controller system. They are technology-oriented and off-load the central processor by preprocessing the input signals.

Digital input modules can resolve pulses up to a frequency of 100 Hz. The IP 240 can be used for applications with higher frequencies and for connecting incremental encoders.

The module can be used in four modes:

- Position decoding
- Counting
- IP 252 expansion (only in the S5-115U programmable controller)
- Positioning

It is configured in the desired mode by the user program.





Fig. 1-1. Modes of the IP 240 Module

The IP 240 can be operated in the central controllers of the S5-115U, S5-135U and S5-155U and in expansion units with a central controller bus. In the S5-115U programmable controller, the compact module can be plugged in by means of an adapter casing.

Standard function blocks are available as user support for the exchange of data between the IP 240 and the S5 central processor.



Adapter Casing

1 System Overview

2 N	lodule	Description and Accessories
2	.1	General Technical Specifications
2	.2.1 .2.2	Technical Specifications2 2Position Decoding and Positioning2 - 2Counting2 3Inputs/Outputs2 4
2	.3	LEDs 2 7
2	.4	Order Numbers

- 3 Addressing
- 4 Hardware Installation
- 5 Operation
- 6 Functional Description
- 7 Position Decoding
- 8 Counting
- 9 IP 252 Expansion
- 10 Positioning
- 11 Direct Data Interchange with the IP 240
- 12 Response Times
- 13 Encoder Signals
- 14 Error Messages

Figure	es
2-2. 2-3.	Front Connectors24Block Diagram of the Input Circuit25Block Diagram of the Output Circuit26LEDs27

2 **Module Description and Accessories**

General Technical Specifications 2.1

Climatic Environmental Conditions		Mechanical Environmental Conditions	
Temperature Operation	0 to +55 °C (Intake air tem- perature, measured at the bottom of the module)	Vibration - Tested with	to IEC 68-2-6 10 to 57 Hz, (constant ampli- tude 0.15 mm) 57 to 150 Hz, (constant acceler-
Storage/shipping	- 25 to + 70 °C		ation 2 g)
Temperature change - Operation - Storage/shipping Relative humidity	10 °C/h max. 20 °C/h max. to DIN 40040 15 to 95% (indoors) noncondensing	Shock -Tested with Free Fall - Tested with	IEC 68-2-27 12 shocks (semisinusiodal 15 g/11 ms) IEC 68-2-32 Height of fall 1 m
Atmospheric pressure - Operation - Storage/shipping	860 to 1060 hPa 660 to 1060 hPa		
Electromagnetic Compa Noise Immunity	atibility (EMC)	Specifications on IEC/VDE safety	
Damped oscillatory wave test (1 MHz) Digital-	to IEC 255-4	Degree of protection - Implementation - Class	to IEC 529 IP 20 I to IEC 536
inputs and outputs Static electricity	1 kV to IEC 801-2 (discharge on all parts accessible to the user during normal operation)	Insulation rating for the digital outputs - Nominal insulation voltage between electrically independent circuits	to VDE 0160
Test voltage Radiated electro- magnetic field test	3 kV to IEC 801-3 Test field strength 3 V/m	and circuits connected to central ground Test voltage at a rate voltage U _e of the AC or DC	30 V DC sinusoidal, 50 Hz 500 V
Fast-transient burst test Digital-	to IEC 801-4	circuit of U _e =0 to 50 V	
inputs and outputs	1 kV		

2.2 **Technical Specifications**

The IP 240 has two independent channels.

In the IP 252 expansion mode, the encoder signals are acquired as in the position decoding and positioning modes. The data relating to pulse inputs for position decoding therefore also apply to the IP 252 expansion.

Current consumption, internal Max. 0.5 A at 5 V without encoder supply Weight Approx. 450 g Width of the module 1 SPS=20 mm

2.2.1 **Position Decoding and Positioning**

Pulse inputs Encoders	Incremental encoders with the following characteristics:
- Encoder signals	Two pulse trains displaced by 90 ° (Channels A and B), one reference signal (Channel Z) The Z signal is evaluated in zero mark monitoring and reference point approach during signal state $A="1"$ and $B="1"$. For the duration of signal Z, states $A="1"$ and $B="1"$ may only occur once (Section 13.1.1).
- Encoder output circuits	with symmetrical pulse train to RS 422 A or similar, rated encoder voltage 5 V, connection to inputs: A and A, B and B, Z and Z with asymmetrical pulse train , e.g. push-pull, open collector (external pull-up resistors required), rated encoder voltage 5 V or 24 V, connection to inputs: A*, B*, Z*
Binary input Encoders	e.g. BERO proximity switches
- Encoder output circuit	Switching to P potential Operating voltage 5 V or 24 V, connection to input: IN (preliminary contact)

Input frequencies Pulse inputs: - Symmetrical signals	max. 500 kHz in position decoding and positioning mode
	max. 200 kHz in IP 252 expansion mode
- Asymmetrical signals 5 V ¹ 24 V ²	max. 50 kHz max. 25 kHz for 100 m cable max. 50 kHz for 25 m cable
Binary input:	max. 100 Hz

2.2.2 Counting

Pulse input Encoders

Encoders		e.g. incremental encoders	
- Encoder output o	circuit	Switching to P potential, encoder voltage rating 5 V or 24 V, connection to input: CLK (clock)	
Binary input			
Encoders		e.g. BERO proximity switches	
- Encoder output o	circuit	Switching to P potential, operating voltage 5 V or 24 V, connection to input: GT (gate)	
Input frequencies			
Pulse input:	5 V 1 24 V ²	max. 70 kHz max. 25 kHz for 100 m cable	
	24 V 2	max. 70 kHz for 25 m cable	
Binary input:	max. 100 Hz		

1	max. encoder output resistance max. capacitance per unit length of cable	330 100 pF/m
2	max. encoder output resistance max. capacitance per unit length of cable	1 k 100 pF/m
	Encoder output circuit	series-mode

2.2.3 Inputs/Outputs

The IP 240 provides two options for connecting sensors to the pulse inputs:

- All sensor signals can be routed to the 15-pin subminiature D socket connectors X2/X4 (Section 4.2.2)
- Clock signals up to 10 kHz can also be routed over the 7-pin plug connectors X3/X5 (Section 4.2.2).

The sensor power supply is only available at the 15-pin subminiature D socket connectors.





Fig. 2-1. Front Connectors



Inputs

Terminals	A and A B and B Z and Z	A* B* Z*	IN (prelim. contact) CLK (CLOCK) GT (GATE)
Encoder signals	Symmetrical (RS 422 A)	Asymmetrical	
Rated voltage	5 V	5 V or 24 V	5 V or 24 V
Galvanic isolation	no	no	no

Data for rated voltage	5 V sym.pulse train A, Ā, B, B, Z, Z	5 V A*, B*, Z* IN, CLK, GT	24 V A*, B*, Z* IN, CLK, GT
Input voltage ranges "0"-Signal "1"-Signal	to RS 422 A	0+0.8 V +2.4 V+5 V	- 30+ 5 V +13+ 30 V
Input currents for "0"signal for "1"signal for "1"signal typ.	to RS 422 A	- 65+10 μA +90 +360 μA	- 10+1.6 mA +3.6+ 10 mA 7.5 mA
Edge steepness of the input signals	min. 5 V/μs		
Perm. quiescent current for "0" signal			1.5 mA
Delay time of the input circuit		4.2 µs	4.4 μs
Input resistance		36 K	3.3 k
Length of shielded and twisted-pair cable	max. 30 m (100 ft)		max. 100 m (325 ft)
Input circuit	Fig. 2.2a	Fig. 2.2b	




Fig. 2-2. Block Diagram of the Input Circuit

Digital outputs Number of outputs	4 (2 per channel)
Galvanic isolation in groups of	yes 1
Supply voltage Vp Rating Ripple Permissible range (including ripple)	24 V DC 3.6 V max. 20 to 30 V
Output current for "1" signal	0.5 A max.
Short-circuit protection	Fuse, 0.8 A fast
Voltage induced on circuit interruption limited to	- 23 V

limited to Switching frequency resistive load (24 V/50 mA) (max. 8.5 W) inductive load (time constant max. 50 ms) lamp load (max. 5 W) Simultaneity factor at 55 °C (Number of outputs simultaneously energized) Residual current at "0" signal

1 mA max. Output voltage at "1" signal Vp - 3 V min. Max. length of shielded twisted-pair cable

Rated insulation voltage to VDE 0160 Insulation group tested at

1000 m (3300 ft)

200 Hz max.

2 Hz max.

8 Hz max. 100 %

30 V DC С 500 V AC




Fig. 2-3. Block Diagram of the Output Circuit

Encoder supply

The power supply for 5 V encoders is taken from the programmable controller's power supply and made available over subminiature D socket connectors X2 and X4 (pins 4 and 10) (Section 4.2.2). If 24 V is needed, the IP 240 must be powered via the external connection on connector X6 provided for this purpose (24 V, 0 V). The 24 V input is connected internally with encoder supply outputs on subminiature D socket connectors X2 and X4 (pin 2) (Section 4.2.2). The external supply voltage is not filtered on the module.

Encoder supply

•	5 V DC	4.75 V to 5.25 V max. 0.8 A total
	Short-circuit protection	Fuse 1.6 A T
•	24 V DC	20 V to 30 V max. 0.6 A total
	Short-circuit protection	Fuse 1.0 A T

Influence of cable length on the encoder supply voltage

If the encoder voltage is provided by the IP 240, the voltage level and the total voltage line crosssection must be such that the voltage on the encoder lies within the stipulated tolerance.

If the supply voltage is not sufficient to supply 5 V DC for the encoder, the encoder must be provided with power from another source. The required voltage can, for instance, be fed in over the 24 V (L+)/M terminal on connector X6. Note that, when supplying incremental encoders with symmetrical outputs (to RS 422A) from another source, the difference in the earth potential between the encoder and the module electronics may be no more than \pm 5 V.

2.3 LEDs

LEDs display the following information:

- Hardware faults on the module (Module Fault=MF),
- The states of the digital outputs (D1 and D2),
- Wirebreaks and short-circuits in the encoders with symmetrical pulse trains (Wire-Break=WB).




Fig. 2-4. LEDs

2.4 Order	[·] Numbers
-----------	----------------------

	i Numbers		Order No.			
Module without	Module without instruction manual6ES5 240-1AA21					
Adapter casing	for 2 modules in S5-115U		6ES5 491-0LB12			
Manual " "	English German French Italian		6ES5 998-0TB12 6ES5 998-0TB22 6ES5 998-0TB32 6ES5 998-0TB52			
Function block	S					
For the S5-DOS	ling, counting and IP 252 expan S operating system S/S5-DOS/MT operating system	ision mode	6ES5 848-8JB02 6ES5 848-7JB02			
	o de operating system S/S5-DOS/MT operating systems	3	6ES5 848-8JC02 6ES5 848-7JC02			
Fuse 0.8 / 1.6 / 1.0 /	T Wickmann No.TR5T 1	9372K				
Position encod	ers with symmetrical signals e.g. Siemens, No. 6FC932	20				
Connecting ca		decoders 5 m 10 m 20 m 32 m	6ES5 705-3BF01 6ES5 705-3CB01 6ES5 705-3CC01 6ES5 705-3CD21			
Connectors	Socket connector, 2-pin (Weidn Socket connector, 7-pin (Weidn					

- 1 System Overview
- 2 Module Description and Accessories

3 Addressing

- 4 Hardware Installation
- 5 Operation
- Functional Description Position Decoding 6
- 7
- 8 Counting
- 9 IP 252 Expansion
- Positioning 10
- Direct Data Interchange with the IP 240 11
- 12 Response Times
- 13 Encoder Signals
- Error Messages 14

Figur	S	
3-1.	_ocations of the Address Switches	

3 Addressing

The IP 240 module reserves an address space of 16 bytes in the I/O areas. All data are exchanged via these areas, which can be read out and written to by the S5 CPU. The data transfer is handled by a standard function block. It is merely necessary to set the desired starting address and the I/O area (P or Q area) via coding switches on switchbanks S2 and S3 on the module.

For address decoding, the IP 240 needs the memory-I/O select signal PESP in addition to the S5 bus addresses A 0 to A 11.





Fig. 3-1. Locations of the Address Switches

Note

The modules are delivered with a set starting address of 128 in the normal (P) I/O area. Before start-up, make sure that no two modules reserve the same



Use of the IP 240 in the S5-183U, S5-184U, S5-185U and S5-186U expansion units

If you use the IP 240 in one of these EUs, set the start address on switchbank S3 as explained above.

Setting the I/O area or the extended I/O area:

- S5-183U and S5-184U expansion units
 - Set the I/O area or the extended I/O area on the interface module.
 - Always put switch 2.5 on the IP in the "off" position.
- S5-185U and S5-186U expansion units
 - Set I/O area or extended I/O area on the interface module.
 - Set I/O area or extended I/O area on the IP.

Note

The module address must lie in the P area if the IP 240 is to generate process interrupts over I/O byte PYO.

The switch 2.6 is always to be set to "off".

- 1 System Overview
- 2 Module Description and Accessories
- 3 Addressing

4 Hardw	are Installation
4.1	Installation4 1
4.1.1	Suitable Programmable Controllers and Expansion Units
4.1.2	Permissible Module Slots
4.2	Wiring
4.2.1	Wiring Method
4.2.2	Connector Pin Assignments
4.3	Installation Examples
4.3.1	Inputs
4.3.2	Outputs

- 5 Operation
- 6 Functional Description
- 7 Position Decoding
- 8 Counting
- 9 IP 252 Expansion
- 10 Positioning
- 11 Direct Data Interchange with the IP 240
- 12 Response Times
- 13 Encoder Signals
- 14 Error Messages

Figur	res
4-1.	Connectors
4-2.	Connector Pin Assignments
4-3.	Connection of BERO Proximity Switches
4-4.	Connection of Encoders with Symmetrical Output Signals
4-5.	Connection of Encoders with Asymmetrical Signals:
	Push-Pull Encoder Output Circuit
4-6.	Connection of Encoders with Asymmetrical Signals:
	Open-Collector Encoder Output Circuit
4-7.	Pin-Out Diagram for 6ES5 705-3xxx1 Connectors
4-8.	Connecting the Load to the Digital Outputs on the IP 240 4 - 12

4 Hardware Installation


4.1 Installation

4.1.1 Suitable Programmable Controllers and Expansion Units

The IP 240 can be used as a compact module without fan subassembly in the following PLC central controllers:

- S5-115U with adapter casing
- S5-135U with CPU 922 (from Version 9 onwards) and CPU 928 (from 6ES 928-3UA12 onwards)
 S5-155U

The IP can also be operated in expansion units with central controller bus.



The IP is addressed over the I/O area. In the S5-115U, it can be addressed over the P area, in the other PLCs over either the P or Q area.

In the relevant central controllers and, in the case of the 115U and 155U, in expansion units 6ES5 701-3LA13 and 6ES5 186-5UA11, interrupts can be generated over interrupt circuits IRx. In this case, the 307 and 317 interface modules must be used to interconnect the expansion units. Interrupts can be generated over I/O byte 0 in the P area only.

4.1.2 Permissible Module Slots

S5-115U central controller

CR 700-0 subrack


PS	CPU	0	1	2	3	IM

CR 700-1 subrack


· · · ·	-	100000000							
PS	CPU	0	1	2	3	4	5	6	IM

Interrupt signals IRA and IRB possible

CR 700-2 subrack



CR 700-3 s	subrack
------------	---------



The following interrupt signals can be processed:CPU 941IRA and IRBCPU 942, 943, 944IRA, IRB, IRC and IRD

 If the IP 240 is used as IP 252 expansion, one of the following slots must be used for the associated IP 252 closed-loop control module: CPU 941, 942, 943 Slot 0 CPU 944 Slot 0, 1, 2

S5-115U expansion unit, ER 701-3 subrack

PS	7	IM

Note

If the IP 240 is operated in an ER 701-3 expansion unit, interface modules 304 and 314 or 307 and 317 are required.

S5-135U central controller, MLFB 6ES5 135-3KA..


3	11	19 27 35 43 51 59 67 75 83 91 99 107 115 123 131 139 147 155 155
		1) 1) 1) 1) 1) 1) 1)

S5-135U central controller, MLFB 6ES5 135-3UA..

3	11	19 27 35 43 51 59 67 75 83 91 99 107 115 123 131 139 147 155 163
		1) 1) 1) 1) 1)

S5-155U central controller

3	11	19 27 35 43 51 59 67 75 83 91 99 107 115 123 131 139 147 15	5 163
		3) 3) 1) 1) 1) 1) 1) 2) 2) 2)	



1) IRx interrupt signals cannot be generated in these slots.

- 2) Generation of IRx interrupt signals requires reconfiguring of the jumpers on the wiring backplane (S5-155U manual).
- 3) Only the IRA interrupt signal can be generated in these slots.

IP 240

S5-183U expansion unit ¹⁾

Г		
L	3 11 19 27 35 43 51 59 67 75 83 91 99 107 115 123 131 139 147 155 16.	3
L		


S5-184U expansion unit ¹⁾

3 11 19 27 35 43 51 59 67 75 83 91 99 107 115 123 131 139 147

S5-185U expansion unit ¹⁾

S5-186U expansion unit

3	19	35	51	67	83	99	115	131	147	163



1) IRx interrupt signals cannot be generated in these expansion units.

Note

When interrupts are generated over I/O byte 0, all interrupt-generating modules must be operated in either the central controller or in an expansion unit.

4.2 Wiring

4.2.1 Wiring Method




Fig. 4-1. Connectors


Permissible cross-sections of conductors

- 2 and 7-pin plug-in connector
 - Stranded conductor H07V-K with sleeve
 - Solid conductor H07V-U
- Subminiature D-type connector - Flexible cable, 15-pin

0.5 to 1.5 mm² (20 to 15 AWG) 0.5to 2.5 mm² (20 to 13 AWG)

up to 0.5 mm² (20 AWG)

One two-pin and two seven-pin socket connectors are supplied.



4.2.2 Connector Pin Assignments

Front Connector Pin Assignments

	X21X4	_	Position decoding IP 252 expansion Positioning	Counting
C	8 d	A –	Encoder signal A, sym.	
			Encoder signal A, sym.	
	7.	^у — м	Ground	Ground
000	140	— в	Encoder signal B, sym.	
	6 (Encoder signal B, sym.	
C CH2	130	— м	Ground	Ground
	5 () – z	Encoder signal Z, sym.	
	120	- Z	Encoder signal Z, sym.	
	4	⊃ <u>-</u> 5V	5 V encoder voltage	
	110	- A*/CLK	Encod. signal A*, asym.	Clock signal
	3 (Encod. signal B*, asym.	Gate signal
	10 0	-5 V	5 V encoder voltage	
	2 () – 24V	24 V encoder voltage	24 V encod. volt.
	, 90	— frei		
9 5 7 7 7 8 7 8 7 8	10	⊃ — z*	Encod. signal Z*, asym.	
	X3/X5		The 24 V encoder voltage is cominal on connector X6.	onnected to the 24 V ter-
2 Di+ Di- 02- 02- 02- 02- 02- 02-		——— D1 + — D1 -	Digital output 1 ¹⁾	Digital output 1
	-	—— D2+ —— D2 -	Digital output 2 ¹⁾	
	-	- I N	Preliminary contact 1)	
	-	- CLK		Clock signal
	╵╹━━┛╹	– G T		Gate signal
	X6		1) Not for IP 252 expansion	
	[-]-	24 V	For external enco	oder voltage
		— м	External signal and	voltage ground

Fig. 4-2. Connector Pin Assignments

Note

Inputs A* (X2/X4) and CLK(X3/X5) as well as B* (X2/X4) and GT (X3/X5) are connected internally.

For frequencies higher than 10 kHz, counting pulse encoders must be connected via the subminiature D socket connector.

if you use a 5 V encoder, you must apply the 5 V supply voltage to pins 4 and 10 to keep voltage drops on these supply lines to a minimum. The ground must be connected to pins 7 and 13.

Shielding of cable connections on the IP 240

Warning


To ensure noise immunity, shielded twisted-pair cables must be used for all IP 240 connections (inputs, outputs, 24 V power supply).

The following applies to shielding of the connecting cables:

- .The cable shields must be placed on a shield bus near the cable entry in the cabinet.
- Braided shields must be secured over as large an area as possible direct to the shield bus (for instance with metal cable clamps which span the shield).
- When using cables with foil shields, the sheath wire incorporated in the shield must be connected through as short a path as possible (less than 3 cm) to the shield bus.
- The shielding must be extended from the shield bus to the module.
- The shield bus must be conductively connected to the supporting bar, the cabinet, and the central grounding point in the cabinet.
- The section entitled "Installation Guidelines" in the S5-115U Manual, Edition 2, provides detailed information on grounding the cable shields.

Pin assignments for	base connector X 1
---------------------	--------------------


d	b	Z	Pin-Nr.
	М	+5 V	2
	PESP		4
	ADB 0	RESET	6
	ADB 1	MEMR	8
	ADB 2	MEMW	10
	ADB 3	RDY	12
IRA	ADB 4	DB 0	14
IRB	ADB 5	DB 1	16
IRC	ADB 6	DB 2	18
IRD	ADB 7	DB 3	20
	ADB 8	DB 4	22
	ADB 9	DB 5	24
	ADB 10	DB 6	26
	ADB 11	DB 7	28
	BASP		30
	М		32



4.3 Installation Examples

4.3.1 Inputs


Three-wire BERO






Note

Only inductive proximity switches with outputs switching to L+ potential can be connected to the 24 V inputs of the module. All inputs connected to BEROs must be set to 24 V (switches S5 and S6, Section 5.3.2). The encoder ground must be directly connected to the module ground.



Incremental Encoders (with symmetrical outputs to RS 422 A)

Fig. 4-4. Connection of Encoders with Symmetrical Output Signals



Incremental Encoders (with asymmetrical outputs)




Fig. 4-5. Connection of Encoders with Asymmetrical Signals: Push-Pull Encoder Output Circuit

Note

Ground connection M(L-) must have as low a resistance as possible.





Fig. 4-6. Connection of Encoders with Asymmetrical Signals: Open-Collector Encoder Output Circuit



SIEMENS provides the following prefabricated cables for connecting a 6FC9320-3..00 incremental encoder to the IP 240:

Cable designation:IP 240 pulse encoder (6FC9320-... with SIEMENS circular connector)Order No.:6ES5 705-3xxx1xxx = Length code5 m BF0

5		
10	m CB0	
20	m CC0	
32	m CD2	
an Cat		

For other lengths, see Catalog ST 52.3 or ST 54.1 .

The diagram below shows the connector pin assignments.





Fig. 4-7. Pin-Out Diagram for 6ES5 705-3xxx1 Connectors



Vs=Supply voltage

Fig. 4-8. Connecting the Load to the Digital Outputs on the IP 240

Note

All digital outputs are isolated from each other and from the module ground.



Warning

Because of internal protective diodes, if the cables to D+ and D- are connected the wrong way round, the outputs are bypassed. Any supply voltage is then switched directly to the load.

In order to avoid noise voltages, relays and contactors have to be connected with arc suppression devices.

- 1 System Overview
- 2 Module Description and Accessories
- 3 Addressing
- 4 Hardware Installation

5	Operat	ion
	5.1	Settings for Interrupt Generation
	5.1.1	IRx Interrupt Circuits
	5.1.2	I/O Byte 0 (PY) 5 3
	5.2	Output Inhibit (BASP)
	5.3	Matching to Encoder Signals
	5.3.1	Settings for Symmetrical or Asymmetrical Signals
	5.3.2	Settings for Encoder Signal Levels
6	Eupetic	anal Description

- 6 Functional Description
- 7 Position Decoding
- 8 Counting
- 9 IP 252 Expansion
- 10 Positioning
- 11 Direct Data Interchange with the IP 240
- 12 Response Times
- 13 Encoder Signals
- 14 Error Messages

Figur	es			
5-1.	Locations of Switchbanks and Fuses	.5.	-	1
5-2.	Allocation of Coding Switches on Switchbank S2 to			
	the IRx Interrupt Circuits	.5.		2
5-3.	Allocation of the Coding Switches on Switchbanks S1 and S2 to			
	Interrupt Generation over I/O Byte 0			
5-4.	Settings of the Coding Switches (Example)			
5-5.	Setting the Command Output Inhibit "BASP" on Switchbank S4			
5-6.	Setting Switchbank S4 for Symmetrical or Asymmetrical Signals	5	-	7
5-7.	Setting the Encoder Signal Level on Switchbanks S5 and S6	5	-	7
Table	8			
5-1.	Allocation of Serviceable Interrupt Circuits	5	-	2

5 Operation

Before startup you must set various coding switches on the module. You can stipulate

- interrupt generation with switchbanks S1 and S2 (Section 5.1)
- disabling of the digital outputs in the event of active BASP signal with switchbank S4 (Section 5.2)
- encoder signal matching with switchbanks S5 and S6 (Section 5.3)

The locations of the switchbanks and the fuses are shown in Fig. 5-1. The switch settings in the figure are factory settlings.




Fig. 5-1. Locations of Switchbanks and Fuses

5.1 Settings for Interrupt Generation

The processing of interrupt signals makes it possible to respond rapidly to status changes. In the SIMATIC S5 programmable controllers, a distinction is made between two types of interrupts:

- "Servicing IRx interrupt circuits" (S5-115U, S5-135U and S5-155U in the 155U mode)
- "Reading I/O byte 0" (S5-150U and S5-155U in the 150U mode).

5.1.1 IRx Interrupt Circuits

The interrupt signal generated on the IP 240 can be routed to the S5-CPU via one of four interrupt circuits IRA to IRD for interrupt processing. The following must be taken into account:


- the possible slots on the IP 240 (Section 4.1.2)
- the capabilities of the programmable controllers and individual CPUs (Table 5-1)
- the required switch settings on the IP 240

PLC	CPU	CPU slot	Serviceable interrupt circuit
S5-115U	941 942, 943, 944		IRA, IRB IRA, IRB, IRC, IRD
S5-135U	922 or 928 922 or 928 922 or 928 922 or 928 922 or 928	11 19 27 35	IRA IRB IRC IRD
S5-155U (155U mode)	946/947, 922 or 928 946/947, 922 or 928 922 or 928 922 or 928	11 51 91 99	IRA IRB IRC IRD

Table 5-1. Allocation of Serviceable Interrupt Circuits

Allocation of coding switches on switchbank S2 to the IRx interrupt circuits

Use coding switches S2.1 to S2.4 to set the IRx interrupt circuit to be used.



Coding switches S2.1 to S2.4

on : the corresponding interrupt circuit is used

off: the corresponding interrupt circuit is not used



If several IP 240 modules use one interrupt circuit, the current interrupt source must be determined by reading the interrupt request bytes of all modules or by additionally evaluating I/O byte 0. This must be taken into account in the STEP 5 program due to the system characteristics of the S5-115U CPUs (Section 5.1.2).

Note				
•	In the S5-115U, S5-135U and S5-155U, only one of the coding switches S2.1 to S2.4 may be closed at any given time. In the S5-150U, these switches must always be set to "off". If the 6ES5 434-7LA11 digital input module is used in the S5-115U, interrup circuit IRA is already reserved and is no longer available for IP 240 modules. In the S5-135U, interrupt-driven program processing must be level-triggered (this corresponds to the basic settings in DX 0). In the S5-155U (155U mode), the selected interrupt circuit must be set on the CPU 946 and enabled additionally in DX 0.			

5.1.2 I/O Byte 0 (PY)

In the S5-150U and S5-155U programmable controllers (in the 150 U mode), an interrupt request from up to eight modules is detected by reading I/O byte 0. Evaluation of I/O byte 0 in IP 240 modules is possible only when theses modules are addressed in the P area.

For interrupt generation over an IRx interrupt circuit, the **additional** evaluation of I/O byte 0 enables the use of one interrupt circuit for several IP 240s.

Interrupt generation with I/O byte 0

Each bit in I/O byte 0 can be reserved by **one** module with interrupt capablity. Switches **S1.1 to S1.8** on switchbank S1 are available on the IP 240 for this purpose. By defining which bit is to be set for an interrupt signal on the module, the priority can be determined with which the interrupt request is processed if two or more interrupt requests are pending simultaneously. Bit 0.0 has the highest priority and bit 0.7 the lowest.

The module with the highest priority (I/O byte 0.0) is declared to be the master module of the programmable controller. It is used to mask all unassigned bits of I/O byte 0. If an IP 240 is used as the master module, switch S1.1 must be closed ("on" position). To mask the unassigned bits in the I/O byte 0, the corresponding switches on the switchbank S1 have to be set to "on".

On the remaining IP 240 modules, designated as slaves, the switch for the corresponding bit in I/O byte 0 and switch **S2.7** must be closed ("on" setting). All other switches on bank S1 must be set to the "off" position.

Switch **S2.8** must be closed on both master and slave modules to enable interrupt generation via the I/O byte 0. Only then does the IP 240 make data available when the S5 CPU reads I/O byte 0.




Fig. 5-3. Allocation of Coding Switches on Switchbanks S1 and S2 to Interrupt Generation with I/O Byte 0

The coding switches on banks S1 and S2 shown in Fig. 5.3 have the following meaning:

- on: The corresponding bit of I/O byte 0 is set in response to an interrupt signal on the I/O module. And on a master module: the corresponding bit of I/O byte 0 is not reserved by a slave module.
- on: The I/O module is operated as slave
- off: The I/O module is operated as master
- on: Enabling of interrupt generation over I/O byte 0

Note
No input module may be set to address IB 0 when I/O byte 0 is enabled with switch S2.8.
In the S5-155U, process interrupt generation via I/O byte 0 must also be enabled in DX 0.

Calling the interrupt OBs in the S5-150U and S5-155U (150 mode)

In the S5-150U and S5-155U (150 mode), a change in one of the bits in I/O byte 0 invokes the corresponding interrupt OB at the next block boundary. When you initialize the module with function blocks 167, 169, and 171 (Sections 10.23.2, 7.3.1 and 8.3.1), you can set the ABIT parameter to specify whether the interrupt OB is to be invoked after every signal change or only when the bit goes from 0 to 1.

ABIT parameter:

AB	IT : KY x,y		
•	x>0	:	The interrupt OB is invoked on every signal change.
•	x=0, y=0 to 7	:	The interrupt OB is invoked only on a signal change from 0 to 1. Y is the number of the bit in I/O byte 0 which you have set on switchbank S1.

Example for setting the coding switches

Three IP 240s are to be enabled for interrupt generation. One IP 240 is to be operated as master module and the other two as slave 1 and slave 2. Slave 1 is assigned to PY 0.1 and slave 2 to PY 0.2. Bits PY 0.3 to PY 0.6 are reserved by other modules. PY 0.7 is not used and must be masked on the master module or else OB9 must not be programmed.

Fig. 5-4 shows the necessary settings of coding switches on the IP 240 modules.




Fig. 5-4. Settings of the Coding Switches (Example)

If slave 1 and slave 2 generate a process interrupt, the value 06_H is stored in PY 0.

Additional evaluation of I/O byte 0 for interrupt generation over the IRx interrupt circuit (S5-115U, S5-135U and S5-155U (155 mode))

I/O byte 0 on the IP 240 can also be scanned when the interrupt is generated over interrupt circuit IRx. Additonal evaluation of I/O byte 0 makes it possible to operate several IP 240s on a single interrupt circuit. When this option is used, however, I/O byte 0 may not be reserved by any other module.

Required switch settings on the IP 240:

- Use the coding switches on bank S1 to determine which bit in I/O byte 0 is to be reserved. (Switch S1.1 corresponds to bit 0.0 etc.)
- Close switches S2.7 and S2.8 ("on" position)

After reading I/O byte 0, only those bits reserved by the IPs must be evaluated.

Additional programming in the organization blocks for the S5-115U:

- a) The interrupt service routine must be programmed in an FB so that it may execute several times.
- I/O byte 0 must be read once at the beginning of interrupt processing to determine which IP triggered the interrupt.
- I/O byte 0 must also be read at the end of the interrupt service routine. If a new interrupt request is pending, it must be serviced without exiting the interrupt OB.




Failure to include these steps in the STEP 5 program will block all further interrupt generation on this circuit should a single interrupt fail to be serviced.

b) So that the CPU does not go to the stop state with a time-out, the following sequence of statements must be inserted into OB21 and OB22.

STL OB21 and O 22	STL FBn	Explanation
JU FBn NAME: XYZ	L RS 16 L KH FEFF	This sequence of instructions prevents upda- ting of word 0 in the process input image.
	AW T RS16	
BE	BE	

5.2 Output Inhibit (BASP)

If the S5 CPU goes to the stop mode, this does not affect the IP 240 firmware; the module continues to run in the specified mode and can also activate the digital outputs when the programmable controller is at stop. However, all digital outputs on the IP 240 can be deenergized with an output inhibit (BASP) signal generated by the S5 CPU in the STARTUP and STOP states. The behaviour of the outputs when an output inhibit is applied can be selected via switches 3 and 4 on bank S4 to suit the process. When the BASP signal is revoked, the outputs assume the state stipulated by the IP 240.



on: Output inhibit (BASP) switches the digital outputs to the inactive state off: Output inhibit (BASP) does not affect the states of the outputs

Fig. 5-5. Setting the Command Output Inhibit "BASP" on Switchbank S4

5.3 Matching to Encoder Signals

You can connect the following to the IP 240 as position encoders:

- symmetrical incremental encoders with 5 V differential signals complying with RS 422A via inputs A/A, B/B, Z/Z and
- asymmetrical incremental encoders with 5 V DC or 24 V DC signals via the inputs A*, B* and Z*.


You can connect encoders with 5 V DC or 24 V DC signals to the CLK, GT and IN binary inputs.


You can set coding switches for matching the IP 240 to the encoder signals.

5.3.1 Settings for Symmetrical or Asymmetrical Signals

All incremental encoders whose outputs comply with the RS 422 A standard supply symmetrical signals A, B and Z and their inverted signals. These encoders have line drivers at the outputs, e.g. 26LS31, 75172 or 75174.

All incremental encoders whose outputs produce a 5 V/24 V DC level supply asymmetrical signals A^* , B^* and Z^* . These encoders have stages which switch to P potential at the outputs or open collector outputs connected to 5 V/24 V via external pull-up resistors.





5.3.2 Settings for Encoder Signal Levels

Input signals A*/CLK, B*/GT, Z* and IN may be adapted to **5 V DC** input level or **24 V DC** input level. The input signals for channel 1 are set on switchbank S5, and for channel 2 on switchbank S6.




Fig. 5-7. Setting the Encoder Signal Level on Switchbanks S5 and S6

- 1 System Overview
- 2 Module Description and Accessories
- 3 Addressing
- 4 Hardware Installation
- 5 Operation

6 Functi	onal Description
6.1 6.1.1 6.1.2 6.1.3 6.1.4	Module Functions .6 1 Modes .6 1 Digital Outputs .6 2 Interrupt Generation .6 2 LEDs .6 2
6.2 6.2.1 6.2.2 6.2.3	Programming 6 3 Configuring Function Blocks 6 4 Control Function Blocks 6 4 Data Blocks 6 4
6.3 6.3.1 6.3.2	Restart Characteristics 6 5 Power On 6 5 CPU Stop 6 5
6.4 6.4.1 6.4.2	Fault and Error Flagging6.5Hardware Faults and Communications Errors6.6Parameter and Data Errors6.7
6.5	Multiprocessor Operation

- 7 Position Decoding
- 8 Counting
- 9 IP 252 Expansion
- 10 Positioning
- 11 Direct Data Interchange with the IP 240
- 12 Response Times
- 13 Encoder Signals
- 14 Error Messages

Figur	es	
6-1.	Data Interchange in Programmable Controllers with Multiprocessor Capability	
Table	es	
6-1. 6-2. 6-3. 6-4. 6-5.	Standard Function Blocks .6 3 Error Flagging in the PAFE Byte .6 6 Hardware Fault Codes .6 6 Communications Error Codes .6 6 Parameter Error Codes .6 7	5

6 Functional Description

6.1 Module Functions

The IP 240 is an intelligent I/O module for acquiring and preprocessing encoder and counting pulses. The module has two channels and can be initialized for the relevant application via the user program.

6.1.1 Modes

The IP 240 can be operated in the positon decoding, counting, positioning and IP 252 expansion modes.

The two channels of the IP 240 module can be initialized separately in the position decoding, positioning and counting modes. In IP 252 expansion mode, both channels are assigned to this mode.

Position decoding

In the position decoding mode, incremental encoder signals are summated to an actual value with the correct sign, and compared cyclically to preset start-of-track and end-of-track values. The sign of the pulses is derived from the phase displacement between encoder signals A and B. A zero offset can be specified for the actual value.

A measuring system can be calibrated to a reference point by means of a reference point approach.

Counting

In counting mode, positve-going signal edges at the counting input are counted in a down counter, under gate control, starting with an initial value. Counting can be enabled by an external gate signal or by a control bit.

Various output reactions can be logically combined when the count reaches zero. After zero, the pulses are acquired with a negative sign when a gate signal is active.

IP 252 expansion (only S5-115U)

In the IP 252 expansion mode, the IP 240 makes both channels available to the IP 252 digital closed-loop control module for the connection of other incremental encoders.

In this mode, the input signals are processed as for positon decoding. Data interchange between the two I/O modules is direct.

Positioning

When the IP 240 is initialized for positioning mode, it can be used for controlled positioning with cutoff points. Up to 254 positions per channel can be stored on the IP for this purpose. Once a position has been selected, the IP itself can control the traversing speed or the direction of travel over the IP outputs. Incremental decoders are used for position sensing.

Three methods of synchronization are possible in this mode. In addition, the actual value can be matched via a zero offset.

6.1.2 Digital Outputs

The digital outputs on the module can be used for direct driving of actuators and displays for particular process states (actual values).

The digital outputs can be set to a predefined state by the user program. This takes place at a higher level than when the outputs are set as a function of the actual value.

Position decoding

For positon decoding, two outputs are available per channel; these can be assigned to tracks when the channels are initialized. If the actual value enters one of these tracks, the corresponding output is energized. The outputs are deenergized when the value exits the track.

Counting

In the counting mode, output D 1 of each channel can be set when the count reaches "0".

IP 252 expansion

No digital outputs are available.

Positioning

In positioning mode, two outputs are available per channel. Depending on configuring, the outputs are set for controlling the direction of travel or the speed. The outputs are reset when the specified cutoff points are reached.

6.1.3 Interrupt generation

The IP 240 can relay certain events directly to the S5 CPU by generating an interrupt request. Similarly to setting the outputs, a process interrupt can be made dependent on the actual value. An interrupt request can also be generated by status signals.

Status signals with interrupt capability

In the position decoding and positioning mode, the following status signals have interrupt capability:

- Overrange
- Error in zero mark monitoring
- Wirebreak/short-circuit in the set encoder lines for encoders with symmetrical signals

In the counting mode, a range violation is an interrupt- capable status signal. Interrupts cannot be generated in IP 252 expansion mode.

Interrupt request

An interrupt request remains pending until the CPU confirms the request by reading the interrupt request bytes. This usually takes place in the relevant interrupt OB.

6.1.4 LEDs

The module has four green status and three red fault LEDs (Section 2.3).

States of the digital outputs (green LEDs)

Each green LED indicates the state of a digital output. When an output is energized, the corresponding LED lights up.

Wirebreak/short-circuit (red WB LED)

When a channel is set to symmetrical pulses, the encoder cable is monitored by evaluating the two pulse trains of an encoder track. Detection of a wirebreak/short-circuit is indicated separately for each channel for the duration of the fault condition with the red WB (**W**ire**B**reak) LED.

Hardware fault (red MF LED)

The red MF (Module Fault) LED indicates a hardware fault on the module. If the LED does not darken within 3 s following power-up, the module has a hardware fault and cannot function properly.

6.2 Programming

The user program selects the modes and controls the IP240.

Configuring and control function blocks are available for this purpose; these handle the data interchange between the S5 CPU and the IP 240 module. The standard function blocks are PLC-specific. All data to be transferred is managed in a data block which must be created by the user.

Mode Functions and data blocks	Positioning	Position decoding	Counting	IP 252 expansion
Configuring function block	FB 167	FB 169	FB 171	FB 173
Control function block	FB 168	FB 170	FB 172	
Data block	DB x	DB x	DB x	DB x

Table 6-1. Standard Function Blocks

x = Number of the data block (3 to 255)

Any errors occurring during execution of an FB are flagged in an error byte as group error and described in detail in data words.

Note

When using both an IP 240 and a WF 625 with operator panel, the numbers of the standard function blocks for one of these modules must be changed, as the FBs for both modules have the same number.

6.2.1 Configuring Function Blocks

Configuring function blocks serve to select the modes. Each mode is assigned its own function block:

- FB 167 for positioning mode (Section 10.23.2)
- FB 169 for position decoding mode (Section 7.3.1)
- FB 171 for counting mode (Section 8.3.1)
- FB 173 for IP 252 expansion mode (Section 9.3.1)

Configuring FBs are normally called in Restart organization blocks (OB20, OB21, OB22). Because channel configuring increases the module firmware's cycle time requirement, the STEP 5 program must be written so as to ensure that the other channel is in a safe wait state while the configuring FB is executing.

The configuring FBs do not disable the servicing of process interrupts. This must be done by the user program.

Before configuring, the FB checks whether it is compatible with the module firmware.

6.2.2 Control Function Blocks

Control function blocks are available for the position decoding, positioning and counting modes:

- FB 168 for positioning mode (Section 10.23.3)
- FB 170 for position decoding mode (Section 7.3.2)
- FB 172 for counting mode (Section 8.3.2)

Control FBs can be invoked without restriction in the user program when configuring has been completed. By assigning the appropriate parameters to the blocks when they are called, various data areas can be transferred from the data block to the IP 240, or can be written into the DB from it.

In the control FBs, servicing of interrupts is enabled from time to time, The scratch flags and system data areas used must therefore be saved in the interrupt service routines (Technical Specifications for Function Blocks).

Before executing, each control FB checks whether the channel it has addressed has been configured for the relevant mode.

The control function blocks for the S5-135U and S5-155U call the subordinate function OB122. It is therefore necessary to use the following CPUs

- CPU 922 from Version 9 onwards (operating system Version 4)
- CPU 928 from Version 2 onwards (6ES5 928-3VA12)

6.2.3 Data Blocks

The data blocks contain all data for the transfer from and to the IP 240. The number of the relevant data block must be specified in the DBNR (**D**ata **B**lock **N**umbe**R**) parameter when the FB is invoked.

The contents of the data blocks are functionally subdivided into three areas:

- Information made available by the IP 240 (general module information, status flags and actual values),
- Specifications entered when initializing the configuring FB (module address, configuration data),
- Control statements as well as initial and final values which are specified when the DB is created or in the user program cycle.

The required block lengths must be observed.

6.3 Restart Characteristics

6.3.1 Power On

After "Power on" a test routine is initiated on the IP 240 to verify proper functioning of the module.

If the routine executes without error, the module is in a wait state which allows configuring of the channels.

Any errors detected are stored in data words 8 to 10 of the specified data block when configuring, and are indicated with the red MF LED.

The digital outputs are switched to the inactive state after "Power on".

6.3.2 CPU STOP

If the CPU goes from the RUN mode to the STOP mode, the IP 240 continues to run in the configured mode.

After a CPU restart, the channels of the module can be reset to an initial state by reconfiguring, or can continue to be operated in the configured mode.

If the channels are not reconfigured, any pending process interrupt requests must be cancelled by reading the interrupt request bytes.

Note

Power failure

No battery backup is provided in the IP 240. All information is lost in the event of a power failure.

Restart

When using an S5-150U or S5-135U with preliminary setting, any scratch flags and system data areas used in the FBs (Technical Specifications for Function Blocks) must be saved in the restart routine (OB21/OB22).

The standard FBs for the S5-155U are programmed in such a way that this is unnecessary.

Bit 3 in the PAFE byte can be set by the control FB, depending on the point at which the program was interrupted (Section 6.4). The data interchange that was in progress when the restart was initiated must be repeated.

6.4 Fault and Error Flagging

Each time a standard function block is called, a flag byte or output byte must be specified as **PAFE** parameter. Any errors occurring are grouped and flagged in this error identifier byte. For this purpose, the current error state is written into this byte at the end of a function block.

The possible errors subdivided into five categories, and flagged as follows by setting a PAFE byte (Table 6.2). If a more detailed error description is possible, it is entered in KH format in data words 8 to 10 and 13 of the specified data block as error message. The user must himself delete the error messages in the DB.

The PAFE byte should be scanned for zero following every FB call.

		•
Bit number PAFE byte	Error category	Exact error de- scription in DB
0	Hardware faults, communication and data errors	DW 8 to 10
1	Parameter and data errors	DW 13
2	Data block number entered is illegal, data block does not exist or is too short, CPU not permissible	-
3	Commencement or continuation of data exchange with the IP 240 was not possible. Delay time for communication with the IP 240 exceeded.	-
7	The function block was aborted prematurely	-

Table 6-2. Error	Flagging in	the PAF	E Byte
------------------	-------------	---------	--------

6.4.1 Hardware Faults and Communications Errors

When hardware faults on the IP 240 or communications errors with the IP 240 occur, the function block sets bit 0 in the PAFE byte.

The function block enters the exact causes of the errors in data words 8 to 10 of the specified data block. The **D**ata word **L**eft (DL) contains the error number, the **D**ata word **R**ight (DR) the error extension.

The last three errors to occur are entered. Data word 10 contains the last error to have been detected.

Once they have been read out, communications error flags are reset on the IP 240. Hardware fault flags are not reset and can be read out repeatedly.

Fault code (DW 8 to 10)	Description
1001	Watchdog error
1002	Error in checksum test (EPROM)
1003	Error in counter test (82C54)
101n	Main memory test no. n faulty, n=1 to 8
102n	Transfer buffer test no. n faulty, n=1 to 8

 Table 6-3.
 Hardware Fault Codes

Table 6-4. Communications Error Codes

Error code	Description
4000	Protocol error
41nn	Job number illegal; nn = old job number

6.4.2 Parameter and Data Errors

Parameter errors

When parameter errors occur, the function block sets bit 1 in the PAFE byte.

Parameter errors occur when

- the function block is not compatible with the IP firmware
- the function block is incorrectly initialized
- the channel was not configured, or it was not configured for this control FB.

The function block enters the precise cause of error in data word 13 of the specified data block, and the data block is exited.

Error code in DW 13	Description
0001	Module address is illegal
0002	Channel number is illegal
0003	Configuration parameter incorrect
0004	FB not executable with IP firmware
0210	Channel not configured
0211	Control FB not compatible with the configured mode or the specified
0040	data block
0212	Function number illegal

Table 6-5. Parameter Error Codes

Data errors

Data errors occur when the specified data e.g.

- are out of range,
- not in BCD format,
- contain illegal bit combinations.

These errors can be flagged by both the function block and the module firmware.

When the function block detects a data error, it sets bit 1 in the PAFE byte and enters the precise cause of error in data word 13 of the specified data block. The FB is then exited; the function is not executed.

When the module firmware detects a data error, the function block sets bit 0 in the PAFE byte.

The function block reads out the precise cause of error from the IP and enters it in data words 8 to 10 of the specified data block. Once the error has been read out, the IP 240 resets its error flag.

Note

See Chapter 14 for a complete table of error codes.

6.5 Multiprocessor Operation

In the S5-135U and S5-115U PLCs with multiprocessor capability, the IP 240 can also be used when these PLCs are equipped with more than one processor.

Note that an IP 240 can be addressed by **one** processor **only**. The IP 240 must be assigned to the CPU with which it is to interchange data.




Fig. 6-1. Data Interchange in Programmable Controllers with Multiprocessor Capability

Note

A wait time of 100 ms mut be programmed for the IP 240 in the restart OBs (OB20, 21 and 22) prior to the first function block call.

Failure to do so may result in an abort of the first attempt at data interchange with the IP 240.

- 1 System Overview
- 2 Module Description and Accessories
- 3 Addressing
- 4 Hardware Installation
- 5 Operation
- 6 Functional Description

7 Positi	on Decoding
7.1	Application
7.2	Principle of Operation
7.2.1	Actual Value
7.2.2	Resolution
7.2.3	Reference Tracks
7.2.4	Hysteresis
7.2.5	Forcing the IP Outputs
7.2.6	Monitoring of Signal Acquisition
7.2.7	Interrupt Generation and Processing
7.2.8	Track Comparison Following Configuring
	and in the Event of an Error
7.2.9	Reference Point Approach
7.3	Initializing Standard Function Blocks and Data Block Assignments
7.3.1	Configuring Function Block
7.3.2	Control Function Block
7.3.3	Contents of the Data Block
7.4	An Example of Position Decoding: Heat Treatment

- 8 Counting
- 9 IP 252 Expansion
- 10 Positioning
- 11 Direct Data Interchange with the IP 240
- 12 Response Times
- 13 Encoder Signals
- 14 Error Messages

PS
Counting Direction in Position Decoding Mode
Actual Value and Overrange in Position Decoding Mode
Evaluating the Encoder Pulses
Evaluating the Reference Tracks
Track with Hysteresis
Switching an Output on Traversing a Track
Resetting an Output Following a Reversal of Direction
Outside the Hysteresis Range
Resetting an Output Following a Reversal of Direction
Within the Hysteresis Range
Setting an Output Following a Reversal of Direction
Within the Hysteresis Range 7 12
Sequence Diagram for Reference Point Approach
Assignment of the Zones of the Workpiece to Tracks
5
Sample Traversing Ranges
Initial Value of the First Track (ANF 1)
Final Value of the First Track (END 1)
Identification of the Tracks to be Transferred
Parameters for Configuring FB 169
Parameters for Control FB1707 23

7 Position Decoding

7.1 Application

In this mode, the IP 240 can be used in all applications in which position changes are to detected and decoded using incremental encoders. The module can process encoder pulse trains with a frequency of up to 500 kHz for symmetrical encoders and 100 kHz for asymmetrical encoders. The function of a cam controller can be simulated by presetting reference tracks. Error detection during signal acquisition is possible by monitoring signals.

7.2 Principle of Operation

For the position decoding mode the following STEP 5 blocks are necessary:

• A data block

You must create a data block (DB) prior to calling the configuring function block for the first time. New data must be entered in this DB prior to its transfer to the IP 240 by the FB 170. Data that is read from the IP 240 is stored in this DB by control FB 170.

- Configuring FB 169
 You structure one or both channels of the IP 240 in position decoding mode with configuring FB 169. The configuring FB is normally called in the restart OB.
- Control FB 170

The control FB 170 is called in the cyclic program or the interrupt program. By means of the FB parameter FKT, you can specify whether data is to be read from or transferred to the IP 240.

7.2.1 Actual Value

Formation of the actual value

An internal, signed count is determined by counting the pulses and evaluating the phase displacement between encoder pulse trains A and B. The actual value **IST** is obtained from this count by addition with the definable zero offset **NVER**.

Counting direction

The IP 240's encoder pulse count is

- an up count when the **B signal** is the leading signal.
- a down count when the A signal is the leading signal.

In IP 252 expansion mode, a leading A signal corresponds to a positive speed.




Fig. 7-1. Counting Direction in Positon Decoding Mode

Changing the counting direction

To change the counting direction, you must interchange the encoder signal connections as follows:

- for symmetrical encoders, interchange A/A and B/B.
- for asymmetrical encoders, interchange A* and B*.

Actual value range and overrange

The actual value range is defined as - 99,999 to+99,999.

- 99,999		-10	- 99,999		-1	0 +1		+99,999	0	+1		+99, 999
Overran	ge		Defined	lactu	ıal v	alue ra	nge			Overi	ange	

Fig. 7-2. Actual Value and Overrange in Positon Decoding Mode

When the counter leaves the defined actual value range, it enters the overrange and the IP sets the **UEBL** status bit (Overflow). In the overrange, pulse decoding continues as in the defined range. However, the IP no longer compares the actual value with the predefined track limits. The current state of the REFn bits is recorded (REFn bits Section 7.2.3).

Status bit UEBL can be used to trigger an interrupt. You must specify this, if required, in the PRA2 parameter during configuring (Section 7.3.1).

It is reset

- when the status area is read
- when the interrupt request bytes are read if the overrange has triggered the interrupt.

Reading the actual value

The actual value is updated in every module firmware cycle (operating system for the IP 240). To be able to read the current actual value from the DB, you must first call control FB 170 and parameterize function 1 "Reading the actual value and the status bits" (Section 7.3.2).

The CPU fetches the current data from the IP and writes it to the data block. The data for the actual value is entered as follows:

- DW 30/31 Absolute actual value in BCD code
- DW 32/33 Absolute actual value binary coded
- D 19.0 Sign of the actual value (status bit SG)

After configuring, the value "0" is specified as actual value.

Zero offset

You can define a zero offset for the IP within the range - 99,999 to +99,999. You must store the zero offset in BCD code in the installed data block in data words 66 and 67 (Section 7.3.3). Now call control FB 170 and parameterize function 5 "Write zero offset" (Section 7.3.2). The CPU then transfers the data from the DB to the IP.

After transfer of the zero offset, the actual value is modified by the difference between the old and the new zero offset.

IST_{new} = IST_{old} + (NVER_{new} - NVER_{old})

The zero offset value thus always offsets the zero point of the actual value range to the reference point. A zero offset can be revoked by transferring a "0" value to the IP. Configuring FB 169 does not transfer the zero offset entered in the DB.

Configuring FB 169 does not transfer the zero offset entered in the DB.

• "Set actual value" at the software level

With the following sequence of instructions, you can assign a specific actual value to the current location by transferring two zero offsets:

write the negated new setpoint actual value as zero offset, read the actual value, invert the sign of the actual value, write this negated actual value as new zero offset, read the actual value and compare it with the setpoint actual value.


This software-based method of setting an actual value may be used only when the actual value does **not** change between "Read actual value" (step 2) and "Write new zero offset" (step 4).

Failure to observe this rule will cause the location of setpoint actual value to vary with the traversing speed and the response time until the new zero offset has been written. An additional zero crossing or actual value overflow would then produce a completely falsified new actual value.

7.2.2 Resolution

Resolution can be increased by configuring a pulse multiplication. To do this, enter the desired resolution in parameter **AFL** in configuring FB 169 (Section 7.3.1).

The precision of the displacement distance decoded can be improved by doubling or quadrupling the resolution. The available traversing range is reduced by factor 2 or 4.



Single resolution (AFL=1)

Fig. 7-3. Evaluating the Encoder Pulses

The position encoder emits 1000 pulses/revolution. The spindle has a gradient of 50 mm/revolution. The position encoder therefore emits 1000 pulses for a distance of 50 mm. The IP 240 processes up to 199,998 increments within the defined actual value range. This results in the following traversing ranges:

Resolution	Simple	Twofold	Fourfold
Traversing range	9,999.9 mm	4,999.9 mm	2,499.9 mm
Traversing distance/increment	50 µm	25 µm	12.5 μm

 Table 7-1.
 Sample Traversing Ranges

7.2.3 Reference Tracks

Up to eight reference tracks can be defined for cam simulation by specifying initial and final values **ANF1** to **ANF8** and **END1** to **END8**. In every module firmware cycle, the limit values are compared with the actual value. If the actual value is within a track (including track limits), a status bit REFn is set.

Identical and overlapping reference tracks are possible. A minimum track width of one increment (ANFn=ENDn) is permissible.

Entering limit values in the data block

Data words DW 34 to 65 are reserved in the data block for the input of limit values. Two data words are provided for every limit value.

The limit values must be entered in BCD code within a range of - 99,999 to+99,999.

The initial value ANFn of a track n must be smaller than or equal to the final value ENDn of track n.

Otherwise the corresponding bit REFn is not set for any actual value.

Tables 7-2 and 7-3 show the data format in which the limit values must be entered, in this case for track 1.

Data word	7	6	5	8 4	its 3	2	1	0
DL 34	0	0	0	0	0	0	0	SG
DL 34 DR 34 DL 35 DR 35	0	0	0	0	104			
DL 35		1(ევ			1()2	
DR 35	101					1()0	

 Table 7-2. Initial Value of the First Track (ANF1)

SG = 1 the initial value is negative = 0 the initial value is positive

Table 7-3.	Final Value of the First Track (END1)
------------	---------------------------------------

7	6	5	8 4	its 3	2	1	0
0	0	0	0	0	0	0	SG
0	0	0	0	104			
103				102			
10 ¹				10 ⁰			
	7 0 0		0 0 0 0 0 0 10 ³	7 6 5 4 0 0 0 0 0 0 0 0 10 ³ - -	0 0 0 0 0 0 0 0 0 0 0 10 ³	7 6 5 4 3 2 0 0 0 0 0 0 0 0 0 0 0 0 10 10 10 ³ 10 10 10 10 10 10	7 6 5 4 3 2 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10 ⁴ 10 ⁴

SG = 1 the initial value is negative

= 0 the initial value is positive

Transfer of the initial values from the data block to the IP 240

The limit values are initially transferred to the IP with configuring FB 169. During operation, you can enter modified limit values with control FB 170.

- Transfer by calling configuring FB 169 Enter the limit values which are to be transferred to the IP in DR 29. In DR 29, one bit is assigned to each track. (Table 7.4)
- Transfer by calling control FB 170
 Enter the track whose limit values are to be modified in DR 29. Choose only those tracks whose limit values were transferred with configuring FB 169.

 Now call control FB 170 and parameterize function 4 "Write initial and final track values".

	Table 7-4	. identi	lication	or the main	acks to t		eneu	
				-	its			
Data		1	1		iits			
word	7	6	5	4	3	2	1	0
DL 29	0	0	0	0	0	0	0	0
-	TDA	T D 7	TDA	TDE	TDA	TDA	TDA	TDA
DR 29	TR8	TR7	TR6	TR5	TR4	TR3	TR2	IR1

Table 7-4. Identification of the Tracks to be Transferred

TRn =1 the track limits for this track are to be transferred to the IP

=0 the track limits for this track are not to be transferred to the IP

- Example: You have set bits 2, 4, 5 and 7 in DR 29 on configuration. Limit values for tracks 3, 5, 6 and 8 are transferred to the IP.
 - 1. You now wish to modify the limit values for track 5. Set only bit 4 of DR 29. Now call control FB 170.
 - 2. You wish to use track 7 and transfer the limit values to the IP. You set bit 6 and call control FB 170. In DW 13 you will find error code KH=0207 "Limit values for track 7 cannot be transferred".

Monitoring the reference tracks

The actual value is compared with the track limits ANFn and ENDn in every module firmware cycle. If the actual value is within a track (including limits), the status bit (**REF 1** to **REF 8**) assigned to the track is set.

If the initial value exceeds the final value, the corresponding REFn bit is not set for any actual value.

Should a signal decoding error or range violation occur (Section 7.2.6), the status of the REFn bits is frozen. The REFn bits are not updated again until the comparison of the actual value with the track limits is reinitiated

- following a new reference point approach (Section 7.2.9) or
- following transfer of a zero offset.

Triggering a process interrupt

Every REFn bit can trigger a process interrupt when it goes from 0 to 1 (rising edge). You must indicate which REFn bits are to trigger interrupts by setting the corresponding **bits (0 to 7)** in the **PRA1** parameter for configuring FB 169. Each of these bits is allocated to a separate track. The triggering of interrupts is independent of synchronization of actual-value acquisition.

You may also use **bit 8** of the **PRA1** parameter to indicate the change of actual value after which an interrupt is triggered.

If you set **PRA1/8** to "1", a change in the REF bit from 0 to 1 will trigger an interrupt when the actual value

- enters the track over a track limit,
- lies within a track following transfer of a zero offset,
- · lies within a track following modification of track limits or
- lies within a track following termination of a reference point approach.

No interrupt is triggered when the actual value lies within a track following configuring.

If you set **PRA1/8** to "**0**", a change in the REF bit from 0 to 1 triggers an interrupt only when the actual value enters the track over a track limit.

Note

If PRA 1/8 is set to "0", actual value-dependent triggering of process interrupts is disabled until the end of the next module firmware cycle in the following cases:

- for all of the channel's tracks following transfer of a zero offset and
- for the modified tracks following the transfer of new track limits.

No interrupt is triggered if the actual value enters one of these tracks over a track limit at this point.

Setting the digital outputs

Every REFn bit can set one or both of the channel's digital outputs with the 0 1 change. You must specify this in FB 169 in **bits 0 to 7** of the **DIG1** parameter for output 1 (D1) and **bits 0 to 7** of the **DIG2** parameter for output 2 (D2). Each of these bits is allocated to a track, and each is used to indicate whether the corresponding REFn bit is to set one or both digital outputs. The outputs are set without regard to sychronization of actual-value acquisition.

Bit 9 of the **DIGn** parameter (n=1 or 2) can be used to define the conditions contingent to setting an output.

If you set **DIGn/9** to "1", a change in the REF bit from 0 to 1 sets the output when the actual value

- enters the track over a track limit,
- lies within a track following transfer of a zero offset,
- lies within a track following modification of track limits,
- lies within a track following termination of a reference point approach or
- lies within a track when the IP 240 enables the outputs (Section 7.2.5).

No output is energized when the actual value lies within a track following configuring.

If you set bit **DIGn/9** to "**0**", a change in the REF bit from 0 to 1 sets the output only when the actual value enters the track over a track limit.

Note
 If DIGn/9 is set to "0", actual value-dependent triggering of process interrupts disabled until the end of the next module firmware cycle in the following cases: for all of the channel's tracks following transfer of a zero offset and
 for the modified tracks following the transfer of new track limits.
No output is switched on if the actual value enters one of these tracks over a traclimit at this point.

Resetting the digital outputs

After they have been set, the digital outputs can be reset:

- by the S5 CPU by setting control bits
- by the IP 240 in dependence on the actual value when the track is exited.

You can specify the IP's reaction to the exiting of a track for each output separately over **bit 8** of the **DIGn** parameter (n=1 or 2).

If you set **DIGn/8** to "1", the IP 240 automatically resets the digital outputs

 when the actual value once again exited the track and does not lie within any other track allocated to this output.
 It makes no difference whether the actual value exited the track over a track limit, because of

It makes no difference whether the actual value exited the track over a track limit, because of a zero offset, or due to modification of the track limits.

- when the IP detected a signal acquisition error or range violation.
- when transfer of the REF control bit initiates a new reference point approach.
- when the S5 CPU enables actual value-dependent switching of the output by the IP and the actual value does not lie within a track.

If you set **DIGn/8** to "0", the IP 240 does not automatically reset the output.

You can reset the output only by setting control bits DAnF and DAnS in DL17 to "0" and then transferring the control bits to the IP with control FB 170.

Figure 7-4 shows an example of actual-value dependent setting and resetting of digital outputs.

Note

For the IP 240 to set and reset the digital outputs on the basis of the actual value, you must enable the outputs over control bits DAnF and DAnS (n=1 or 2). To do so, set control bit DAnF to "0" and DAnS to "1" in DL17, then transfer the control bits to the IP 240 by invoking control FB 170 and initializing it for function 2 "Write control bits".

Actual value		Forwards			4	В	ackwards
TRACK1			ANF1	END1			
Status bit REF1							
TRACK2 Status bit REF2		AI		ND2 +			
TRACK7					ANF7	END7	
Status bit REF7				<u> </u>			
Interrupt IRx			1)				
Setting/resettir outputs during figuring with	ng the con-						
a) DIG1/8=0	D1						
and DIG2/8=1	D2			1			
b) DIG1/8=1	D1						
and DIG2/8=0	D2						

1) The interrupt request is reset when the interrupt request bytes are scanned.

Fig. 7-4. Evaluating the Reference Tracks

Explanations:

- An interrupt is to be triggered as soon as the actual value enters TRACK 2
- Output D2 has been coupled to TRACK 2 and output D1 to TRACK 7.

Triggering the interrupt

Interrupt IRx is generated as soon as the actual value enters TRACK 2.

Setting/resetting the outputs:

- To a) Digital output D2 is set when the TRACK 2 is entered and reset when it is exited. Digital output D1 is set when TRACK 7 is entered, and must be reset by setting control bit DA1F to 0 and DA1S to 0.
- To b) Digital output D2 is set when TRACK 2 is entered, and must be reset by setting control bits DA2F to 0 and DA2S to 0.

Digital output D1 is set when TRACK 7 is entered and reset when it is exited.

If an output is coupled to several overlapping tracks, these tracks are treated as a single track as regards actual value-dependent setting and resetting of the output.

Traversing speed and track width

In order for entry into a track to be detectable in every module firmware cycle, the traversing speed must be matched to the minimum track width.

The encoder pulses acquired by the IP are counted in a counter chip. The current (internal) count is read out once in each module firmware cycle and then postprocessed to produce the (external) actual value. The track limits are compared to this actual value. To ensure unambiguous detection track entry, a track must not be entered and then exited in the interval between two count readouts (t_{LZ}). Because the firmware cycle is asynchronous (free-running), t_{LZ} is dependent on the firmware on-load.

The maximum interval between two readouts from the counter chip is computed as follows:

 $t_{LZ max.} = t_{ka1 max.} + t_{ka2 max.} + 2 \cdot t_{kom max.}$

where

- tka1 max. = maximum processing time for channel 1
- $t_{ka2 max.}$ = maximum processing time for channel 2
- $t_{kom max.}$ = maximum processing time for a data interchange

In Chapter 12 "Response Times" you will find a list of processing times which will help you compute the minimum track width for your application. In the worst case, i.e. maximum times for channel 1, channel 2 and data interchange, $t_{LZ max.}$ computes to 7.5 ms.

7.2.4 Hysteresis

Mechanical disturbances can cause minor changes in the actual value. A fluctuation of the actual value around a track limit can cause continuous triggering of interrupts and setting and resetting of outputs. To avoid this, an adjustable hysteresis allows another interrupt to be generated or an output to be set or reset again only when the actual value has moved away from the track limit by at least the value defined by the hyteresis. This, in turn, allows the actual value to oscillate in the range defined by track limit ± hysteresis without triggering an interrupt or affecting an output.

A hyteresis value>0 increases the module firmware's cyle time in dependence on the number of tracks used (Chapter 12).

Note

The hysteresis does not affect setting or resetting of the REF bits.

The hysteresis can be preset in BCD in the data block in data byte DR 22 (Section 7.3.3) in the range 0 to 99. It applies to all tracks of a channel and is only transferred to the IP 240 during a configuring pass.




Fig. 7-5. Track with Hysteresis

In order to prevent the hysteresis from encompassing, the entire track value defined for the hysteresis should be smaller than the minimum track width.

Influence of the hysteresis on interrupt generation

Interrupts are always generated when an assigned track is reached. Following generation of an interrupt, the actual value must have exited the hysteresis range for the relevant track limit before entry into a new track can generate an interrupt.

If the hysteresis for the original track is still in force when a new track is entered, no interrupt is generated upon entry into the new track.

Influence of the hyteresis on the outputs

A hysteresis affects the outputs only when

- the channel was configured with DIGn/8=1 (the IP 240 is to reset the outputs when the track is exited) and
- the outputs were enabled for setting and resetting by the IP (Control bit DAnF=0 and control bit DAnS=1 were transferred to the IP).

If a track is traversed without a reversal of the direction of travel, the associated output is set at the first track limit and reset at the second track limit (Fig. 7-6). This is also the case when the second track limit lies within the hysteresis range of the first track limit.




Fig. 7-6. Switching an Output on Traversing a Track

If the direction is reversed outside the hysteresis range following switching of an output, the switching point at the track limit is retained (Fig. 7-7).




Fig. 7-7. Resetting of an Output Following a Reversal of Direction Outside the Hysteresis Range

If the direction is reversed within the hysteresis range following switching of an output, the hysteresis offsets the switching point by the value of the hysteresis.

a) Resetting of an output

Fig. 7-8 shows how an output is switched upon entry and upon exiting of the lower track limit. The output is set when the lower track limit is exceeded, and the specified hysteresis value goes into force for this limit. The direction is reversed within the range of the hysteresis. The output is reset when the actual value reaches the "lower track limit - hysteresis".




Fig. 7-8. Resetting an Output Following a Reversal of Direction Within the Hysteresis Range

The output is switched analogously upon entry into and upon exit from the upper track limit. The output is reset when the actual value reaches the "upper track limit+hysteresis". (without Fig.)

b) Setting of an output

Fig. 7-9 shows switching of an output upon exit from and upon entry into the upper track limit.

The output is reset when the upper track limit is exceeded, and the specified hysteresis value goes into force for this limit. The direction is reversed within the hysteresis range. The output is set when the actual value reaches the "upper track limit - hysteresis".




Fig. 7-9. Setting an Output Following a Reversal of Direction Within the Hysteresis Range

The output is switched analogously upon exit from and upon entry into the lower track limit. The output is set when the actual value reaches the "lower track limit+hysteresis". (without Fig.)

If an output was allocated during the configuring phase to several overlapping tracks, a hysteresis is taken into account only on the lower track limit of the lowest and on the upper track limit of the highest track.

7.2.5 Forcing the IP Outputs

You can use control bits **DAnF** and **DAnS** (n=1 for digital output 1 or n=2 for digital output 2) to indicate whether output D1 or D2

- is to be enabled for actual value-dependent switching by the IP (if so, set DAnF to 0 and DAnS to 1 in DL17)
- is to be set without regard to the actual value (if so, set DAnF to 1 and DAnS to 1 in DL17)
- is to be reset without regard to the actual value (if so, set DAnF to 0 and DAnS to 0 in DL17).

After modifying control bits DAnF and DAnS in the DB, you must invoke control FB 170 and initialize it for function 2 "Write control bits". The FB then transfers the control bits to the IP.

Status bits **DA1** and **DA2** reflect the current state of the outputs.

7.2.6 Monitoring of Signal Acquisition

Status bit **DRBR** (wirebreak) is set when a wirebreak or short-circuit is detected on the lines for encoders with symmetrical signals. This bit remains set on the IP until the problem has been rectified.

Status bit **NPUE** (zero point monitoring) is set when the IP detects that the number of encoder pulses between two zero marks (Z signal) is not divisible by 4 or 5 without a remainder. This method of zero mark monitoring makes it possible to detect spurious or missing pulses. Zero mark monitoring is initiated on the IP 240 only when a reference point approach was terminated with synchronization.

Zero mark monitoring is possible only when the timing of the encoder signals conforms to the specifications discussed in Chapter 13 "Encoder Signals". In addition, when you configure the channel you must specify whether the number of pulses between two Z signals is divisible by 4 or by 5 (without a remainder). The **IMP** parameter in configuration FB 169 is provided for this purpose.

The evaluation of zero mark monitoring must be disabled if the required encoder timing conventions are not observed or if the number of encoder pulses between two Z signals is divisible by neither 4 or 5.

The IMP parameter may be initialized to the following values:

- IMP = 0 No evaluation of zero mark monitoring.
- IMP = 10 The number of encoder pulses between two Z signals is divisible by 5 without a remainder.
- IMP = 16 The number of encoder pulses between two Z signals is divisible by 4 without a remainder.

The module firmware scans for wirebreak and zero mark monitoring in every cycle. If a fault is detected,

- the DRBR or NPUE bit is set on the IP,
- the comparison of actual value with track limits is suspended, and
- the SYNC bit (Section 7.2.9) is reset.

In addition, the following are carried out on the basis of the specified configuring data:

- any outputs that are set are reset
- an interrupt is generated for DRBR or NPUE and interrupt bit **DRB** or **NPU** is set in the interrupt request bytes.

Status bit DRBR is reset on the IP when the fault has been rectified and

- the status area has been read at least once or
- the interrupt request bytes were read (Section 7.2.7) and the fault that triggered the interrupt was a wirebreak.

Status bit NPUE is reset on the IP

- following reading of the status area or
- when the interrupt request bytes were read and the fault that triggered the interrupt was a zero mark monitoring problem.

7.2.7 Interrupt Generation and Processing

Status bits REF 1 to REF 8, UEBL, DRBR and NPUE can trigger an interrupt, and are stored as RF 1 to RF 8, UEB, DRB and NPU in interrupt request bytes (Section 7.3.3) on the IP when they show a "1" value.

Reading the interrupt request bytes

When it detects an interrupt, the CPU invokes an interrupt service OB. In this organization block, you must invoke a control FB and initialize it for function 3 "Read interrupt request bytes". The control FB transfers the interrupt request bytes for both channels to data words DW 20 and DW 21 in the specified data block. You can react to the cause of the interrupt by evaluating these bytes.

When these bytes are read,

- the bits in the interrupt request bytes on the IP are reset
- the IP revokes the interrupt request
- status bit UEBL or NPUE is reset when one of these errors caused the interrupt and
- status bit DRBR is reset when the error was rectified and a wirebreak signal was the reason for the interrupt.

Only the DB specified in the relevant control FB parameter can be updated directly, as the interrupt request bytes are read without regard to a specific channel and the current status can be read out from the IP on a one-shot basis only.

Note

Status bits UEBL and NPUE, as well as all interrupt bits in the interrupt request bytes, are reset on the IP 240 once they have been scanned and can therefore be read out on a one-shot basis only.

Masking interrupts

You can mask all bits with interrupt capability in the relevant channel by setting the **AMSK** control bit (D 17.15) and then transferring the control bits to the IP. Masked interrupts do not generate interrupt requests, and are not stored in the interrupt request byte, i.e. they are lost.

No interrupt is generated when the actual value lies within a track with interrupt capability at the instant at which interrupt masking is revoked.

Invoking the interrupt servicing OBs in the S5-150U and S5-155U PLCs (150 mode)

In the S5-150U and S5-155U (150 mode), the associated interrupt servicing OB is invoked at the next block boundary when one of the bits in I/O byte 0 changes its values. Use the **ABIT** parameter in configuring FB 169 to specify whether the OB is to be invoked every time the bit changes its value or only when it goes from 0 to 1.

ABIT parameter

ABIT : KY x,y

- x>0 : Invoke OB on every signal change
- x=0, y=0 to 7 : Invoke OB only on a signal change from 0 to 1.
 In place of y you must enter the number of the bit in PY 0 which you set on switchbank S1 (Section 5.1.2).

7.2.8 Track Comparison Following Configuring and in the Event of an Error

Following configuring, the actual value is set to "0" and the encoder pulses are counted without further synchronization. The computed actual value is compared to the specified track limits and, depending on the actual value, reference bits are set, interrupts generated, and outputs set.

To prevent the generation of interrupts, you can mask all interrupts for the channel by transferring AMSK=1 or terminate the interrupt service routine after reading out the interrupt request bytes.

You can enable setting of the outputs via the reference bits with control bits DAnF and DAnS.

Errors following transfer of a zero offset

Should a signal acquisition error (DRBR signal) or overrange error occur following configuring or following transfer of a zero offset, the comparison of the updated actual value with the track limits is aborted and the current status of the reference bits frozen.

A subsequent transfer of a zero offset reinitiates the track comparison, and the reference bits are updated. The outputs are set in dependence on the actual value.

Following an overrange error, transfer of a zero offer is equivalent to returning the actual value from overrange to normal range.

Error following a reference point approach

After configuring, the measuring system can be synchronized to a reference point via reference point approach (Section 7.2.9).

If a signal acquisition error or overrange error occurs following synchronization (DRBR or NPUE signal), the comparison of the actual value to the reference tracks is aborted and the reference bits are frozen. The comparison and setting of the outputs can be reenabled via a new reference point approach or by transferring a zero offset.

Following a DRBR error, the next zero mark pulse may also produce an NPUE error, even when a new reference point approach was initiated.

7.2.9 Reference Point Approach

Since incremental encoders cannot indicate the absolute position after a power failure, a reference point must be approached to calibrate a measuring system. The location of the reference point is determined by the zero mark or reference signal (Z signal) emitted by the encoder during a preliminary signal. To generate the preliminary signal, you must connect a bounce-free switching element within the traversing range.

If a zero offset was forwarded to the IP prior to synchronization, the actual value is set to this value at the reference point. The zero point of the actual value range can thus be offset to the reference point. If no zero offset was forwarded to the IP, the actual value is set to "0".

A complete reference point approach is not absolutely necessary for position decoding.

Preparations for a reference point approach

Connect the position encoder to the IP 240 (Chapter 4) Connect the preliminary signal contact to binary input IN.

Reference point approach

Set control bit **REFF** to "1" (D 17.0)

Forward the control bits to the IP 240 with control FB 170, function 2 ("Write control bits").

The channel is now in reference point approach mode. No track comparison is made in this mode. If the channel was configured with DIGn/8=1 (the IP is to reset outputs when a track is exited), the active outputs are reset.

When a "1" signal is present at preliminary contact input **IN**, the next Z signal from the encoder synchronizes the actual value.

The preliminary contact signal must be present for at least $t_1max.=5$ ms (Fig. 7-10) prior to the Z signal used for synchronization.

If the duration of the preliminary contact extends over two or more zero marks, synchronization takes place with every Z signal.

• When a negative-going edge is detected at the preliminary contact input, the **SYNC** bit is set after a delay of t₂max.=5 ms, the reference point approach is exited, and the track comparison is initiated.

Set control bit REFF to "0".

Should you fail to do, so a new referece point approach would be started and the SYNC bit is transferred. The reference point approach may be initiated only once.

Status bit SYNC

The **SYNC** bit is set when the reference point approach was correctly terminated with the synchronization of the actual value.

SYNC is reset

- when a new reference point approach is enabled or
- when an error was detected during position decoding.

Note

Once REFF=1 has been forwarded, the control bits must not be modified until synchronization has been completed unless you want to abort the reference point approach.

Aborting a reference point approach

The reference point approach initiated by setting the REFF bit is normaly terminated, following synchronization, with a negative-going edge at the preliminary contact input.

If, despite this, it is still necessary to exit a reference point approach, this can be done by resetting the REFF bit:

- If the REFF bit is set to "0" and forwarded to the IP before the positive-going edge is present at the preliminary contact input, the reference point approach is aborted immediately and actual value acquisition with track comparison initiated.
- If the REFF bit is set to "0" and forwarded to the IP after the positive-going edge was already
 present at the preliminary contact input, the reference point approach is not aborted until the
 preliminary contact input shows a negative-going edge. If a valid condition for synchronization occurs in the interim, the actual value is synchronized and the SYNC bit set.




Fig. 7-10. Sequence Diagram for Reference Point Approach

Note By selecting the traverse speed during the reference point approach and justifying the negative-going initiating contact edge between two zero marks, you must make sure that synchronization always takes place at the same zero mark position. During reference point approach, the Z signal is evaluated when A=1 and B=1. For information and conventions relating to the location and to the timing of the Z signal and to acquisition of the preliminary contact signal, see Chapter 13 "Encoder Signals". Synchronization is possible in both traversing directions.

7.3 Initializing Standard Function Blocks and Data Block Assignments

7.3.1 Configuring Function Block

FB 169 (STRU.WEG) Configuring data and parameter for operation of the IP 240 in the position decoding mode

Functional description

The configuring function block initially checks the parameter assignments and then transfers the general module data (machine-readable product code of the module, firmware and hardware version) from the IP to the specified data block. It then verifies its compatibility firmware version and transfers the error messages of the initial start check (Section 6.3) to the data block.

The configuring data (parameter entries into FB 169) and the following data areas are then transferred from the DB to the IP 240:

- Initial and final track values
- Hysteresis

Once the specified channel has been configured without errors, the identifier for the configured mode is entered in DW 23.

If the IP 240 is reconfigured, active outputs and any pending interrupts for the channel are reset.

Hardware faults, communications errors and parameter assignment errors are flagged in the PAFE byte and described in detail in data words DW 8 to 10 and DW 13. In the event of an error or fault, the channel is not configured.

Function Block Call

The configuring FB is usually called in the restart organization blocks.

STL	LAD/CFS
: SPA FB 169 NAME : STRU. WEG BGAD : KF KANR : KF DBNR : KF AFL : KF IMP : KF DIG1 : KM DIG2 : KM PRA1 : KM PRA1 : KM PRA2 : KM PAFE : QB BER : KF ABIT : KY	FB 169 BGAD KANR DBNR AFL IMP DIG1 DIG2 PRA1 PRA2 BER PAFE QB ABIT

Note

Specification of the address space (BER) is dispensed with in the case of the function block for the S5-115U programmable controller (normal P area only, Chapter 3). Parameter ABIT is not required for the function blocks for the S5-115U and S5-135U.

Name	Para- meter type	Data type	Description
BGAD	D	KF	Module starting address
KANR	D	KF	Channel number
DBNR	D	KF	Data block number
AFL	D	KF	Resolution of encoder pulses
IMP	D	KF	Zero mark monitoring
DIG1	D	KM	Assignment of digital output D1 to reference tracks 1 to 8
DIG2	D	KM	Assignment of digital output D2 to reference tracks 1 to 8
PRA1	D	KM	Assignment of a process interrupt to reference tracks 1 to 8
PRA2	D	KM	Assignment of a process interrupt to bits in the status area
PAFE	А	BY	Error identifier byte
BER * ABIT **	D D	KF KY	Address range (I/O area and extended I/O area) Evaluation of the signal transition for interrupt processing with PY 0 Interrupt bit reserved in I/O byte 0.

not required for FB 169 for the S5-115U
 not required for FB 169 for the S5-115U and S5-135U

Parameter assignments

BGAD: KF	128 to 240 0 to 240	Starting address of module in P area, divisible by 16 Starting address of module in Q area, divisible by 16
KANR: KF	1 2	Channel 1 Channel 2
DBNR: KF	3 to 255	Number of the data block created
AFL : KF	1 2 4	Single resolution Twofold resolution, corresponds to doubling of encoder pulses Fourfold resolution, corresponds to quadrupling of encoder pulses
IMP : KF	0 10 16	No zero mark monitoring Number of pulses between two zero marks divisible by 5 (without remainder) Number of pulses between two zero marks divisible by 4 (without remainder)

DIG1 : KM 0000 0000		Bit 0 to Bit 7: Assignment of digital output D1 to reference tracks 1 to 8 Bit n = 1 Output D1 is set with assigned reference bit		
	0000 0011 1111 1111	Bit n = 0	Output D1 is not set with assigned reference bit	
		Bit 0 : Bit 1 :	Assignment of track 1 to output D1 Assignment of track 2 to output D1	
		Bit 7 :	Assignment of track 8 to output D1	
		Bit 8 = 0 = 1	D1 is not reset when track is exited D1 is reset when track is exited	
		Bit 9 = 0 = 1	D1 is set only when track is entered over track limit D1 is set when reference bit is "1" (except the following channel configuring)	
DIG2 : KM	0000 0000 0000 0000	Bit 0 to Bit 7 : Assignment of digital output D2 to reference tracks 1 to 8 Bit n = 1 Output D2 is set with assigned reference bit		
	0000 0011			
	1111 1111	Bit n = 0	Output D2 is not set with assigned reference bit	
		Bit 0 : Bit 1 :	Assignment of track 1 to output D2 Assignment of track 2 to output D2	
		Bit 7 :	Assignment of track 8 to output D2	
		Bit 8 = 0 = 1	D2 is not reset when track is exited D2 is reset when track is exited	
		Bit 9 = 0 = 1	D2 is set only when track is entered over track limit D2 is set when reference bit is "1" (except following channel configuring)	
PRA1 : KM	0000 0000	Bit 0 to Bit	7:	
	0000 0000 - 0000 0001	•	t of a process interrupt to reference tracks 1 to 8 A process interrupt is triggered with an assigned reference bit	
	1111 1111	Bit n= 0	No process interrupt is triggered with an assigned reference bit	
		Bit 0 : Bit 1 :	Assignment of track 1 to a process interrupt Assignment of track 2 to a process interrupt	
		Bit 7 :	Assignment of track 8 to a process interrupt	
		Bit 8 = 0	An interrupt is generated only when a track is entered over a track limit	
		= 1	An interrupt is generated when reference bit is "1" (except following channel configuring)	

PRA2 : KM	0000 0000 0000 0000 - 0000 0000	Assignment of a process interrupt to bits in the status area Bit n= 1 A process interrupt is generated when status bit is "1" Bit n= 0 No process interrupt is generated when status bit is "1"
	0000 0111	Bit 0: Assignment of a counting range violation to a process interrupt
		Bit 1:Assignment of a zero mark error to a process interruptBit 2:Assignment of a wirebreak/short-circuit in the encoder lines to a process interrupt
PAFE : QB		Flag byte or output byte (0 to 239) for flagging errors (Section 6.4)
BER : KF	0 1	Addressing in the I/O area (P area) Addressing in the extended I/O area (Q area)
ABIT : KY x, y	x =0 to 255	x>0: Branch to the interrupt OB on every signal transition of the interrupt bit.
		x=0: Branch to the interrupt OB only on a 0 to 1 signal transi- tion of the interrupt bit
	y =0 to 7	Interrupt bit reserved in I/O byte 0 as set on switchbank S1

Note

Process interrupts are not disabled in the configuring function blocks. When using an S5-115U, S5-135U (when set for interrupt servicing at block boundaries) or S5-155U (155U mode), you must write your STEP 5 program so that the configuring FBs cannot be interrupted. Process interrupts are disabled in all restart OBs.

Increase in cycle time due to configuring. Because channel configuring increases the module firmware's cycle time, you must write your STEP 5 program so that the other channel is in a safe wait state while the configuring FB is executing.

Technical Specifications

Block number	: 169
Block name	: STRU. WEG

PLC	Library number	Call length/ Block length	CPU	Processing time ¹
S5-115U	P71200-S 5169-D-2	12 words/ 1098 words	941-7UA 942-7UA 943-7UA 944-7UA 941-7UB 942-7UB 943-7UB 944-7UB	approx. 350 ms approx. 150 ms approx. 85 ms approx. 20 ms } approx. 76 ms approx. 20 ms
S5-135U/ S5-155U	P71200-S 9169-D-2	13 words/ 1654 words	922 from A9 928-3UA 928-3UB	approx. 83 ms approx. 56 ms approx. 20 ms
S5-150U	P71200-S 4169-D-1	14 words/ 1660 words		approx. 24 ms
S5-155U	P71200-S 6169-B-1	14 words/ 164 6words	946-3UA/ 947-3UA	approx. 23 ms

Nesting depth	: 0
Subordinate blocks	: none
Assignments in data area	: data block specified with DBNR parameter up to and including DW 67
Assignments in flag area	: MB 240 to 255
System statements	: yes

¹ The processing times indicated apply only to an FB call after a firmware cycle of the IP 240 without data exchange.

7.3.2 Control Function Block

FB 170 (STEU.WEG) Control function block for position decoding mode.

Functional description

The control function block first verifies whether the addressed channel has been configured for the "position decoding" mode. In accordance with the parameter assignments of the function block, certain data areas are then transferred from the data block to the IP 240 or updated in the DB by reading them from the IP 240.

The following functions are possible:

- Reading the actual value and the status bits
- Writing the control statements (control bits)
- Reading the interrupt request bytes
- Writing the initial and final track values
- Writing the zero offset

Communications and parameter errors are flagged in the PAFE byte and described in detail in data words DW 8 to 10 and DW 13. The specified function is not executed in the event of an error.

Function block call

The control FB is usually called in the cyclic program part and in the interrupt organization blocks.

STL	LAD/CFS
: SPA FB 170 NAME: STEU.WEG DBNR: KF FKT : KF PAFE: QB	FB 170 — DBNR — FKT PAFE QB

Table 7-6. Parameters for Control FB 170

Name	Para- meter type	Data type	Description
DBNR	D	KF	Data block number
FKT	D	KF	Function number
PAFE	Q	BY	Error identifier byte

Parameter assignments

DBNR	:	KF	3 to 255	Number of the data block created
FKT	:	KF	1 2 3 4 5	Read actual value and status bits Write control statements (control bits) Read interrupt request bytes Write initial and final track values Write zero offset
PAFE	:	QB		Flag byte or output byte in which errors are to be flagged (Section 6.4).

Note								
Scratch flags and system data areas are used in the standard function blocks for the purpose of data interchange with the IP 240 (Technical Specifications for the FBs). You must therefore								
 save these flags and data areas at the beginning of the service routines for the S5-115U, S5-135U (when set for interrupt servicing at block boundaries) and S5-115U (155U mode) and reload them at the end of these routines. save these flags and data areas at the beginning of the restart (OB21/OB22) of the S5-135U (with basic setting for the restart mode) and reload them at the end of these routines. 								

Technical Specifications

Block number : 170 Block name : STEU. WEG

PLC	Library number	Call length/ Block length	° I CPU I		~ I CPU I					rocessing time ¹ 3 4 5				
S5-115U	P71200-S 5170-D-2	5 words/ 975 words	941-7UA 942-7UA 943-7UA 944-7UA 941-7UB 942-7UB 943-7UB 944-7UB	approx. approx. approx. approx. } approx.	38 20 14 3.8 10.5 3.8	18 11 6.4 3.3 6 3.3	25 14 8.2 3.5 7.2 3.5	80 to 270 30 to 112 14 to 65 5.0 to 18 11 to 54 1.9 to 17	28 15 8.2 2.6 7.8 2.2	ms ms ms ms ms				
S5-135U/ S5-155U	P71200-S 9170-D-2	5 words/ 1539 words	922 ab A9 928-3UA 928-3UB	approx. approx. approx.	10 5.8 3.1	6.6 3.5 3.3	8.4 4.4 3.2	19 to 68 11 to 45 1.7 to 4.0	9.0 4.8 3.9	ms ms ms				
S5-150U	P71200-S 4170-D-1	5 words/ 1508 words		approx.	1.7	1.2	1.4	3.4 to 18	1.5	ms				
S5-155U	P71200-S 6170-B-1	5 words/ 1650 words	946-3UA/ 947-3UA	approx.	4.3	3.8	4.2	2.7 to 17 2.1	to 3.7	7 ms				

Nesting depth	: 0				
Subordinate blocks	: S5-115U OB160 (only CPU	s7UB)			
	S5-135U OB122				
	S5-155U OB91, OB122				
Assignments in data area	: data block specified with DBNR parameter up to and including DW 67				
Assignments in flag area	: MB 240 to 255				
System statements	: yes				

¹ The specified processing times are for an FB call following an IP 240 firmware cycle without data interchange. Note that

• when data have been read from the IP 240, further data interchange in the same firmware cycle is disabled.


• when new data have been written to the IP 240, further data interchange in the same and in the next cycle is disabled.

7.3.3 **Contents of the Data Block**

The data block to be created must comprise at least 68 words (DW 0 to 67). The number of the selected data block must be entered under parameter DBNR when an FB is called.

DW	0	800000000000000000000000000000000000000
DW	1	Machine readable
DW	2	product code
DW	3	of module
DW	4	Version of the
DW	5	module firmware
DW	6	
DW	7	Version of the
	•	module hardware
DW	8	Error messages
DW	9	for hardware and
DW	10	communications errors
DW	11	
DW	12	
DW	13	Error message for para-
		meter assignment errors
DW		
DW	15	
·	16	
DW	17	Control bits
DW	18	Status bits
DW	19	
DW	20	Interrupt request bytes
		for Channel 1
DW	21	Interrupt request bytes
		for Channel 2
DW	22	Hysteresis
DW	23	Identifier of configured
	20	mode and DB number
	0.4	
DW		
DW	25	
DW	26	
DW	27	
DW	28	
DW	29	Identifiers of the tracks to
		be transferred
L		ļ

DW 30	Actual value (IST)
DW 31	BCD
DW 32	Actual value (IST)
DW 33	Binary
DW 34	Initial value of
DW 35	Track 1
DW 36	Final value of
DW 37	Track 1
DW 38	Initial value of
DW 39	Track 2
DW 40	Final value of
DW 41	Track 2
DW 42	Initial value of
DW 43	Track 3
DW 44	Final value of
DW 45	Track 3
DW 46	Initial value of
DW 47	Track 4
DW 48	Final value of
DW 49	Track 4
DW 50	Initial value of
DW 51	Track 5
DW 52	Final value of
DW 53	Track 5
DW 54	Initial value of
DW 55	Track 6
DW 56	Final value of
DW 57	Track 6
DW 58	Initial value of
DW 59	Track 7 Final value of
DW 60	Final value of
DW 61 DW 62	Track 7 Initial value of
DW 62 DW 63	Track 8
DW 63 DW 64	Final value of
DW 64 DW 65	Track 8
DW 65	Zero offset
DW 68 DW 67	
5007	



This data is transferred from the DB to the IP 240 and must be adapted beforehand in the DB. The hysteresis is only transferred to the IP 240 during a configuration pass.

If you wish to read the current values of the data areas, you must first call the control FB and initialize it for Read function 1 or 3.

This data is specified by the initializing parameters for the configuring FB or is transferred from the IP 240 to the DB when the module is configured.

These data words are used internally and are not available for any other purpose.

Control bits

Data byte		6		Ð	. 3	2		
DL 17	AMSK	0	0	0	DA2F	DA2S	DA1F	DA1S
DR 17	0	0	0	0	0	0	0	REFF

AMSK=1 All process interrupts for the channel are masked, i.e. lost

=0 Enable process interrupts

DA2F DA2S

- 0 0 Digital output D1 is reset
- 0 1 Digital output D2 is set on the basis of the mode in dependence on the actual value
- 1 1 Digital output D2 is set irrespective of the actual value

DA1F DA1S

- 0 0 Digital output D1 is reset
- 0 1 Digital output D1 is set on the basis of the mode in dependence on the actual value
- 1 1 Digital output D1 is set irrespective of the actual value
- REFF =1 Enable for reference point approach
 - =0 Normal actual value acquisition

Status bits

Data byte	7	6	5	E 4	Sit 3	2	1	0
DL 18	DA2	DA1	0	0	0	0	0	0
DR 18	0	0	0	0	SYNC	0	DRBR	NPUE
DL 19	REF8	REF7	REF 6	REF5	REF4	REF3	REF2	REF1
DR 19	0	0	0	0	0	0	UEBL	SG

- DA2 =1 Digital output D2 is set =0 Digital output D2 is not set
- DA1 =1 Digital output D1 is set =0 Digital output D1 is not set
- SYNC =1 Reference point approach was terminated with synchronization
- DRBR =1 Wirebreak/short-circuit in encoder lines for symmetrical pulse trains
- NPUE =1 Number of pulses between two zero mark signals has changed
- REFn =1 Actual value (IST) is within Track n (including track limits) =0 Actual value (IST) is beyond Track n
- UEBL =1 Positive or negative range violation of actual value (IST) (IST < - 99,999 or IST > 99,999)

SG =1 The actual value specified in DW 30/31 and 32/33 is negative =0 The actual value specified in DW 30/31 and 32/33 is positive

Interrupt request byte for Channel 1 and Channel 2

 Data byte	7	6	5	E 4	Sit 3	2	1	0	
DL 20	RF8	RF7	RF6	RF5	RF4	RF3	RF2	RF1	Channel 1
DR 20	0	0	0	0	0	DRB	NPU	UEB	Channel 1
DL 21	RF8	RF7	RF6	RF5	RF4	RF3	RF2	RF1	Channel 2
DR 21	0	0	0	0	0	DRB	NPU	UEB	Channel 2

- RFn =1 Process interrupt was initiated by positive-going edge of corresponding reference bit REFn
- DRB =1 Process interrupt was initiated by wire break monitoring

NPU =1 Process interrupt was initiated by zero mark monitor

UEB =1 Process interrupt was initiated by a range violation

Hysteresis

Data byte								
DL 22	0	0	0	0	0	0	0	0
DR 22		1	01		100			

The hysteresis can be specified in the range 0 to 99.

The values entered in DL 22 are not taken into account and do not lead to an error message.

Identifier of the configured mode and data block number

Data	7	6	5	4	Sit 3	2	1	0	
DL 23	0	0	0	0	0	0	0	1	DB no.
DR 23	2 ⁷	2 ⁶	2 ⁵	2 ⁴	2 ³	2 ²	21	2 ⁰	

After error-free configuring of the channel, a bit combination corresponding to the mode is entered in DL 23.

The channel was configured for position decoding mode DL 23 =01_H DR 23 = Number of the data block (in binary)

Identifiers of tracks used

Data byte	7	6	5	4	3	2	1	0
DL 29	0	0	0	0	0	0	0	0
DR 29	TR8	TR7	TR6	TR5	TR4	TR3	TR2	TR1

TRn =1 =0 The track limits for this track are to be transferred

The track limits for this track are not to be transferred

Actual value (IST) in BCD code

Data byte	7	6	5	4 E	Bit 3	2	1	0	
	0	0	0	0	0	0	0	0	
DL 30 DR30 DL 31 DR 31	0	0	0	0	104				
DL 31		1()3		102				
DR 31		1(ე1		100				

Actual value (IST) in binary code

Data byte	7	6	5	4	Sit 3	2	1	0
DL 32	0	0	0	0	0	0	0	0
DR 32	0	0	0	0	0	0	0	216
DL 33	215	214	213	212	211	210	2 ⁹	2 ⁸
DR 33	27	2 ⁶	2 ⁵	24	2 ³	2 ²	2 ¹	2 ⁰

The specified values are absolute values. The sign of the actual values (SG) is entered in the status area (D 19.0).

Initial value of the first track (ANF 1)

Da by		7	6	5	4	Bit 3	2	1	0
	_ 34	0	0	0	0	0	0	0	SG
	र 34	0	0	0	0	104			
	_ 35		1(ევ			1(J2	
DF	R 35		1(ე1			1() 0	
SG	SG =1 The initial value is negative			ve Pe	ermissible ra	ange: - 99,9	99 to + 99	,999	


=0 The initial value is positive

Final value of the first track (END 1)

Di by	ata /te	7	6	5	E 4	3it 3	2	1	0	
DI	_ 36	0	0	0	0	0	0	0	SG	
DI	R 36	0 0 0 0 104								
DI	_ 37		10 ³				10 ²			
DI	R 37	10 ¹					1() 0		
SG		he final valu he final valu			Permissi	ible range:	- 99,999 to	+ 99,999	•	

DWs 38 to 65 contain the initial and final values of tracks 2 to 8

Example of track limit arrangement:



Note

If an initial track value exceeds the final track value, the corresponding REFn bit is not set for any actual value. No error message is output when data are transferred.

Zero offset (NVER)

Data byte		7	6	5	E 4	Bit 3	2	1	0
DL 66	;	0	0	0	0	0	0	0	SG
DR 66	6	0 0 0 0 104							
DL 67	,		1(ევ		102			
DR 67	7	10 ¹					1() 0	
SG =	=1 The zero offset is negative				ermissible ra	ange: - 99,9	99 to + 99	,999	

SG =0

The zero offset is positive

Permissible range: - 99,999 to + 99,999

7.4 An Example of Position Decoding: Heat Treatment

The induction coil of an induction furnace for heat treatment must move at different speeds over different sections of the workpiece to compensate for cross-section variations and achieve the same hardness over the whole length of the workpiece.




Fig. 7-11. Assignment of the Zones of a Workpiece to Tracks

Track 8 is used to switch off the feed motor at the end of a run and for automatic return to the home position.

Functional description

All data required for operation must be entered in a data block (DB 10 in the example). The data include:

- the speed at which the furnace moves over the various zones of the workpiece,
- the cut-off points of the zones (limit values),
- the identifiers for the various zones,
- the traversing speeds for a new starting point (zero point) and
- the traversing speeds for automatic return of the induction coil to the starting point.

1. Preparatory measures for heat treatment

When the workpiece has been placed in the furnace and the data entered in DB 10, the induction coil must be moved to its starting point. Momentary-contact pushbuttons "FOR-WARD" and "BACK" are used to move the coil to its starting position. The equipment is ready once the "ON INPUT" pushbutton has been pressed to acknowledge. This state is indicated by the "ENABLED" indicator.

2. Heat Treatment

Heat treatment is started by pressing the "START" button. The "RUNNING" indicator stays on as long as heat treatment is in progress. At the final/turning point, the heater is switched off and the induction coil returns to its starting position. The "Heating" indicator shows the state of the heater. The process can be repeated when the "ENABLED" indicator goes on.

3. Aborting heat treatment

The heater is switched off and the induction coil stopped when you press "EMERGENCY STOP" or limit switch "LMTSW FORW" or "LMTSW BACK". The "STOPPED" indicator shows which option was used to halt the process, as shown in the following table:

Pushbutton	"EMERGENCY STOP" indicator
EMERGENCY STOP	shows steady light
LMTSW FORW	flashes
LMTSW BACK	flashes

Following an abort, heat treatment cannot be resumed until the induction coil has returned to its home position. To move the coil, proceed as directed in Step 1.

4. Faults

An error on the IP 240 sets the "FAULT" indicator. Flag byte 10 contains a code indicating the cause of the error.

The following steps are carried out automatically in the event of a fault:

- the heater is switched off
- the induction coil is stopped
- flag byte 11 is transferred to flag byte 10
- flag byte 11 is reset

Stipulations

Input card Output card Analog output card IP 240	Module address 4 Module address 12 Module address 128 (1st output) Module address 144 (IRA enabled for S5-115U and S5-135U PY 0 enabled for S5-150U)
Data block 10	 Speeds (in binary) KF+ 1024=maximum forward speed KF - 1024=maximum backward speed Zone limits (BCD code in the range 0 to +99,999) e.g. DW 15 KH 0003 DW 16 KH 5680 +35,680 beginning of the third and end of the second zone The initial and final value of a zone enabled in DR 12 must always be entered: The initial value must be smaller than the final value. Bits for the zones used (DR 12) Bit=Zone → Track of the IP 240 0 1 - (Zone 1 always exists) 1 2 1 2 3 2
	3 4 3
	4 5 4 5 6 5
	5 6 5 6 7 6
	7 8 7

Inputs, outputs, flags, timers and counters used

OPERAND	SYMBOL	COMMENT	
I 4.1 I 4.2 I 4.3 I 4.4	FORWARD BACK LMTSW FORW	SELECT NEW INITIAL POSITION FOR THE FURNACE LIMIT SWITCH FURNACE FORWARD	
Q 12.1 Q 12.2 Q 12.3	HEATING	BEFORE RESTARTING THE INITIAL POSITION MUST	BE TRANSFERRED
F 0.0	ZERO SIGNAL	FLAG ALWAYS HAS SIGNAL STATE ZERO	
FY 2 FY 3	AUX BYTE1 AUX BYTE2		
FW 4 FW 6 FW 8	AUX BYTE1 AUX BYTE2 AUX BYTE3		2
FY 10	CHECK BYTE	IMAGE OF FB11 IN CASE OF ERROR	
F 11.1 F 11.2 F 11.3 F 11.4 F 11.5 F 11.6	PAFE CONF PAFE ACT1 PAFE ACT2 PAFE IR PAFE TRAC1 PAFE ZERO PAFE TRAC8 WIRE BREAK	FOR READING ACTUAL VALUE AND STATUS BITS FOR READING ACTUAL VALUE AND STATUS BITS FOR READING INTERRUPT REQUEST BYTE FOR WRITING TRACK LIMITS FOR WRITING ZERO OFFSET FOR WRITING TRACK LIMITS	(FB20) (FB23) (FB25) (FB27) (FB24) (FB23) (FB25) (FB28)
		EDGE FLAG OF I "ON INTPNT" FORWARD TRAVERSING PROGRAM ACTIVE BACKWARD TRAVERSING PROGRAM ACTIVE	
	FIN POINT INT POINT	FINAL POSITION OF FORWARD TRAVERSING PROGRAM INITIAL POINT/STARTING POSITION	REACHED
FW 14 FW 16	ANALOG VAL AUX WORD4	ANALOG VALUE TO BE OUTPUT IN UNITS (MAX 1024 AUXILIARY FLAG WORD - INTERRUPT SERVICE ROUT	
T 1 C 1		enerate a flashing frequency generate a flashing frequency	

DB10

0:	KH = 0000;	
1:	KF = +00250;	Forward speed on initial point selection
2:	KF = -00250;	Backward speed on initial point selection
3:	KF = +00750;	Traversing speed in zone 1
4:	KF = +00320;	Traversing speed in zone 2
5:	KF = +00600;	Traversing speed in zone 3
6:	KF = +01024;	Traversing speed in zone 4
7:	KF = +00100;	Traversing speed in zone 5
8:	KF = +00500;	Traversing speed in zone 6
9:	KF = +00700;	Traversing speed in zone 7
10:	KF = +00800;	Traversing speed in zone 8
11:	KF = -00500;	Backward speed to initial point
12:	KM = 000000011111111;	Bits of the zones used: right byte
13:	KH = 0001;] Beginning zone 2 = End zone 1
14:	KH = 0400;] (Beginning zone 1 = 0)
15:	KH = 0002;	} Beginning zone 3 = End zone 2
16:	KH = 2000;	}
17:	KH = 0002;] Beginning zone 4 = End zone 3
18:	KH = 6000;]
19:	KH = 0003;	} Beginning zone 5 = End zone 4
20:	KH = 4000;	}
21:	KH = 0003;] Beginning zone 6 = End zone 5
22:	KH = 5000;]
23:	KH = 0004;	} Beginning zone 7 = End zone 6
24:	KH = 6000;	}
25:	KH = 0006;] Beginning zone 8 = End zone 7
26:	KH = 7000;]
27:	KH = 0007;	} Switchoff point for heating and
28:	KH = 4000;	} turning point to return to home
29:	KS ='End';	position
31:	KH = 0000;	(end zone 8 or last valid zone)
32:	KH = 0000;	
33:		

DB12

LEN=73

0: KH = 0000;KS =' '; S =' '; MACHINE-READABLE PRODUCT CODE OF THE MODULE 1: 4: Version of the firmware KS =' '; 7: Hardware version KH = 0000; 8: Error flags for 9: KH = 0000;hardware and KH = 0000;10: communications errors KH = 9001; 11: 12: KH = 00FF;KH = 0000;13: Parameter assignment error message 14: KH = 0000;15: KH = FF05;KH = 0080;16: KM = 00000000000000;Control bits 17: 18: KM = 000000000000000; Status bits 19: KM = 10000000000001; Status bits (RF1-REF8) KM = 100000000000000;Interrupt request byte channel 1 20: KM = 000000000000000;Interrupt request byte channel 2 21: 22: KH = 0000;Hysteresis KY = 001,012; 23: Mode and DB number KH = 0000;24: 25: KH = 0000;26: KH = 0000;KH = 0000; 27: 28: KH = 0000;KM = 00000001000000; Bits for tracks to used 29: 30: KH = 0000;Actual value in BCD code 31: KH = 1942; 32: KM = 000000000000000;Actual value in binary code 33: KM = 0000011110010110; KH = 0001; 34: Initial value track 1 KH = 0400;35: KH = 0002; 36: Final value 37: KH = 2000;38: KH = 0002;Initial value track 2 KH = 2000;39: KH = 0002;Final value 40: 41: KH = 6000; KH = 0002;Initial value track 3 42: KH = 6000; 43: KH = 0003;Final value 44: 45: KH = 4000;KH = 0003;Initial value track 4 46: 47: KH = 4000;KH = 0003;Final value 48: 49: KH = 5000;50: KH = 0003; Initial value track 5 KH = 5000; 51: 52: KH = 0004;Final value KH = 6000;53: KH = 0004;Initial value track 6 54: 55: KH = 6000;56: KH = 0006; Final value 57: KH = 7000;KH = 0006; Initial value track 7 58: KH = 7000;59: KH = 0007;60: Final value 61: KH = 4000;62: KH = 0109;Initial value track 8 KH = 9999; 63: 64: KH = 0000;Final value KH = 0000;65: KH = 0100;Zero offset value 66: KH = 7450;67: 68:

DB20

0:	KH =	0000;
1:	KH =	0000;
2:	КН =	0000;
3:	КН =	0000;
4:	KH =	0000;
5:	KH =	0000;
6:	KH =	0000;
7:	KH =	0000;
8:	KH =	0000;
9: 10:	KH =	0000; 0000;
11:	KH = KH =	0000;
12:	KH =	0000;
13:	KH =	0000;
14:	KH =	0000;
15:	KH =	0000;
16:	KH =	0000;
17:	КН =	0000;
18:	КН =	0000;
19:	KH =	0000;
20:	KH =	0000;
21:	KH =	0000;
22:	KH =	0000;
23:	KH =	0000;
24:	KH =	0000;
25:	KH =	0000;
26:	КН =	0000;
27:	KH =	0000;
28:	KF =	
29: 30:	KF =	+00000;
30.		
DB38		
0:	KH =	0000;
1:	KH =	0000;
1: 2:	КН = КН =	0000; 0000;
1: 2: 3:	KH = KH = KH =	0000; 0000; 0000;
1: 2: 3: 4:	KH = KH = KH = KH =	0000; 0000; 0000; 0000;
1: 2: 3: 4: 5:	 KH = KH = KH = KH = KH = 	0000; 0000; 0000; 0000; 0000;
1: 2: 3: 4: 5: 6:	 KH = KH = KH = KH = KH = 	0000; 0000; 0000; 0000; 0000; 0000;
1: 2: 3: 4: 5: 6: 7:	 KH = KH = KH = KH = KH = KH = 	0000; 0000; 0000; 0000; 0000; 0000; 0000;
1: 2: 3: 4: 5: 6: 7: 8:	 KH = 	0000; 0000; 0000; 0000; 0000; 0000; 0000; 0000;
1: 2: 3: 4: 5: 6: 7: 8: 9:	 KH = 	0000; 0000; 0000; 0000; 0000; 0000; 0000;
1: 2: 3: 4: 5: 6: 7: 8:	KH = KH = KH = KH = KH = KH = KH =	0000; 0000; 0000; 0000; 0000; 0000; 0000; 0000; 0000;
1: 2: 3: 4: 5: 6: 7: 8: 9: 10:	KH =	0000; 0000; 0000; 0000; 0000; 0000; 0000; 0000; 0000;
1: 2: 3: 4: 5: 6: 7: 8: 9: 10: 11:	KH =	0000; 0000; 0000; 0000; 0000; 0000; 0000; 0000; 0000; 0000;
1: 2: 3: 4: 5: 6: 7: 8: 9: 10: 11: 12:	KH =	0000; 0000; 0000; 0000; 0000; 0000; 0000; 0000; 0000; 0000; 0000;
1: 2: 3: 4: 5: 6: 7: 8: 9: 10: 11: 12: 13:	KH =	0000; 0000; 0000; 0000; 0000; 0000; 0000; 0000; 0000; 0000; 0000; 0000;
1: 2: 3: 4: 5: 6: 7: 8: 9: 10: 11: 12: 13: 14: 15: 16:	KH =	0000; 0000; 0000; 0000; 0000; 0000; 0000; 0000; 0000; 0000; 0000; 0000; 0000; 0000; 0000; 0000; 0000; 0000;
1: 2: 3: 4: 5: 6: 7: 8: 9: 10: 11: 12: 13: 14: 15: 16: 17:	KH =	0000; 0000; 0000; 0000; 0000; 0000; 0000; 0000; 0000; 0000; 0000; 0000; 0000; 0000; 0000; 0000; 0000; 0000; 0000; 0000;
1: 2: 3: 4: 5: 6: 7: 8: 9: 10: 11: 12: 13: 14: 15: 16: 17: 18:	KH =	0000; 0000; 0000; 0000; 0000; 0000; 0000; 0000; 0000; 0000; 0000; 0000; 0000; 0000; 0000; 0000; 0000; 0000; 0000; 0000;
1: 2: 3: 4: 5: 6: 7: 8: 9: 10: 11: 12: 13: 14: 15: 16: 17: 18: 19:	KH =	0000; 000; 000;
1: 2: 3: 4: 5: 6: 7: 8: 9: 10: 11: 12: 13: 14: 15: 16: 17: 18: 19: 20:	KH = KH	0000; 000; 00
1: 2: 3: 4: 5: 6: 7: 8: 9: 10: 11: 12: 13: 14: 15: 16: 17: 18: 19: 20: 21:	KH = KH <td< td=""><td>0000; 000; 0</td></td<>	0000; 000; 0
1: 2: 3: 4: 5: 6: 7: 8: 9: 10: 11: 12: 13: 14: 15: 16: 17: 18: 19: 20: 21: 22:	KH = KH <td< td=""><td>0000; 000; 0</td></td<>	0000; 000; 0
1: 2: 3: 4: 5: 6: 7: 8: 9: 10: 11: 12: 13: 14: 15: 16: 17: 18: 19: 20: 21: 22: 23:	KH = KH <td< td=""><td>0000; 000; 0</td></td<>	0000; 000; 0
1: 2: 3: 4: 5: 6: 7: 8: 9: 10: 11: 12: 13: 14: 15: 16: 17: 18: 19: 20: 21: 22:	KH = KH <td< td=""><td>0000; 000; 000;</td></td<>	0000; 000; 000;
1: 2: 3: 4: 5: 6: 7: 8: 9: 10: 11: 12: 13: 14: 15: 16: 17: 18: 19: 20: 21: 22: 23: 24:	KH = KH <td< td=""><td>0000; 000; 000; 000; 000; 000; 000; 000; 000; 000; 000; 000; 000; 000; 000; 000; 000; 000;</td></td<>	0000; 000; 000; 000; 000; 000; 000; 000; 000; 000; 000; 000; 000; 000; 000; 000; 000; 000;
1: 2: 3: 4: 5: 6: 7: 8: 9: 10: 11: 12: 13: 14: 15: 16: 17: 18: 19: 20: 21: 22: 23: 24: 25:	KH = KH <td< td=""><td>0000; 000; 000; 000; 000; 000; 000; 000; 000; 000; 000; 000; 000; 000; 000; 000; 000; 000; 000;</td></td<>	0000; 000; 000; 000; 000; 000; 000; 000; 000; 000; 000; 000; 000; 000; 000; 000; 000; 000; 000;
1: $2:$ $3:$ $4:$ $5:$ $6:$ $7:$ $8:$ $9:$ $10:$ $11:$ $12:$ $13:$ $14:$ $15:$ $16:$ $17:$ $18:$ $19:$ $20:$ $21:$ $22:$ $23:$ $24:$ $25:$ $26:$	KH = KH <td< td=""><td>0000; 000; 000; 000; 000; 000; 000; 000; 000; 000; 000; 000; 000; 000; 000; 000; 000; 000;</td></td<>	0000; 000; 000; 000; 000; 000; 000; 000; 000; 000; 000; 000; 000; 000; 000; 000; 000; 000;
1: 2: 3: 4: 5: 6: 7: 8: 9: 10: 11: 12: 13: 14: 15: 16: 17: 18: 19: 20: 21: 22: 23: 24: 25: 26: 27: 28: 29:	KH = KH <td< td=""><td>0000; 000; 000; 000; 000; 000; 000; 000; 000; 000; 000; 000; 000; 000; 000; 000; 000; 00;</td></td<>	0000; 000; 000; 000; 000; 000; 000; 000; 000; 000; 000; 000; 000; 000; 000; 000; 000; 00;
1: 2: 3: 4: 5: 6: 7: 8: 9: 10: 11: 12: 13: 14: 15: 16: 17: 18: 19: 20: 21: 22: 23: 24: 25: 26: 27: 28:	KH = KH <td< td=""><td>0000; 000; 000; 000; 000; 000; 000; 000; 000; 000; 000; 000; 000; 000; 000; 000; 00; 00; 00; 00; 00;</td></td<>	0000; 000; 000; 000; 000; 000; 000; 000; 000; 000; 000; 000; 000; 000; 000; 000; 00; 00; 00; 00; 00;


LEN=35

DATA WORD POINTER


DATA WORD POINTER FLAG WORD POINTER

LEN=35


Start routine FB 20




Cyclic program FB 21




Operation/traverse program FB 25



Control and output program FB 26



Interrupt service routine FB 27 and FB 28



LEN=8 OB 1 NETWORK 1 0000 CYCLE 0000 :JU FB 21 0001 NAME : IP PROG 0002 BE OB 2 LEN=16 PROCESS INTERRUPT PROGRAM NETWORK 1 0000 :JU FB 38 0000 SAVE SCRATCH FLAGS 0001 NAME :FLAG.SAV 0002 DBNR : DB 38 : :JU FB 27 0003 INTERRUPT SERVICE ROUTINE FOR THE IP 240 0004 0005 NAME :INTERPT 0006 : 0007 :JU FB 39 WRITE SCRATCH FLAGS 0008 NAME :LOAD.FLG 0009 DBNR : DB 38 A000 :BE FB 38 and FB 39 are not required in the S5-150U, S5-155U (150U mode) or S5-135U (when set for interrupts at block boundaries). OB 20 (in S5-115U: OB 21) LEN=9 NETWORK 1 0000 MANUAL RESTART 0000 : 0001 :JU FB 20 CONFIGURE THE IP 240 CHANNEL 1 0002 NAME :CONFIG 0003 BE OB 22 LEN=17 NETWORK 1 0000 RESTART AFTER POWER OFF 0000 : 0001 :JU FB 38 SAVE SCRATCH FLAGS (FY200-255) 0002 NAME :FLAG.SAV 0003 DBNR : DB 20 0004 :JU FB 20 CONFIGURE THE IP 240 CHANNEL 0005 0006 NAME :CONFIG 0007 : 8000 :JU FB 39 RELOAD SCRATCH FLAGS 0009 NAME :LOAD. FLG 000A DBNR : DB 20 000B BE FB 38 and FB 39 are not required in the S5-115U, S5-155U, or the S5-135U when set for "automatic restart on power-up" in DXO.

FB 20		LEN=52
NETWORK 1	0000 CONFIGU	RE IP 240 CHANNEL 1
FB20 : CONFIGU	JRE CHANNEL 1 AND PRESE	T PROGRAM FLAGS
WITH INTERRUPT	ſ IDS.	FOR POSITION DECODING MODE AND PROVIDED
NAME :CONFIG		
0005 :L	кн 0000	RESET FLAG AREAS USED IN
0007 :T	FW O	SAMPLE PROGRAM
0008 :Т	FW 2	AUXILIARY FLAG BYTES
0009 :T	FW 4 -AUX WORD1	DB-POINTER
T: A000	FW 6 -AUX WORD2	DB-POINTER
000B :T	FW 8 -AUX WORD3	DB-POINTER
000C :T	FW 16 -AUX WORD4	(INTERRUPT REQUEST BYTE CHANNEL 1)
000D :T	FW 10	AUXILIARY FLAG (PAFE BITS)
000E :T	FW 12	AUXILIARY FLAG (PROGRAM STATUS)
000F :T	FW 14 -ANALOG VAL	ANALOG VALUE FOR OUTPUT
0010 :C	DB 12	
0011 :L	KH 00FF	STORE THE BITS FOR THE RESERVED
0013 :T	DR 29	TRACKS (TRACK1-8) IN THE DB
0014 :JU 0015 NAME :STE	FB 169	
0015 NAME :SI	KF +144	MODULE ADDRESS 144
0010 BGAD : 0017 KANR :	KF +144 KF +1	CHANNEL NUMBER 1
	KF +12	DATA BLOCK NUMBER 1
	KF +1	RESOLUTION OF THE ENCODER PULSES
001A IMP :	KF +10	ENCODER PULSE NUMBER DIVISIBLE BY 5
001B DIG1 :	KM 00000000 00000000	DIG 1 NOT USED
001C DIG2 :	км 00000000 00000000	DIG 2 NOT USED
001D PRA1 :	КМ 00000000 11111111	PROCESS INTERRUPTS FOR REF1 - REF8
001E PRA2 :	KM 00000000 00000100	PROCESS INTERRUPT ON WIRE-BREAK
001F PAFE :	FY 2 -AUX BYTE1	PARAMTER ASSIGNMENT ERROR BYTE
0020 BER :	KF +0	"O"= I/O AREA (NOT USED FOR 115U)
0021 ABIT :	КҮ 0,0	RESET SYSTEM DATA RS 0.0
0022 :		ON CALLING FB 170/FCT 3
0023 :		(150U ONLY)
0024 :		
0025 :L 0026 :L	FY 2 -AUX BYTE1 KH 0000	SCAN FOR ERROR
0028 :> <f< td=""><td></td><td></td></f<>		
	F 11.0 -PAFE CONF	CONFIGURING ERROR
002A :	1 11.0 11.1 0011	
	Q 12.3 -RET INTPNT	
002C :S		
002D :		SETTING
002E :BE		
	K WORD1	SCRATCH FLAG WORD - DATA WORD POINTER IN DB10
	WORD2	SCRATCH FLAG WORD - DATA WORD POINTER IN DB12
	K WORD3	SCRATCH FLAG WORD - DATA WORD POINTER IN DB12
	K WORD4 ALOG VAL	AUXIL. FLAG WORD - INTERRUPT SERVICE ROUT. (STATUS BITS)
FW 14 = ANA $FY 2 = AU2$		ANALOG VALUE TO BE OUTPUT IN UNITS (MAX 1024) SCRATCH FLAG BYTE CYCLIC PROGRAM
$F_{1} = 2 = A02$ F = 11.0 = PAH		FOR CONFIGURING (FB20)
0 12.3 = RET		INITIAL POINT MUST BE TRANSFERRED BEFORE RESTARTING
× 10,0 - RD.		

FB 21		LEN=33
NETWORK 1 0000	ORGANIZATION PROGR	AM
FB21 : ORGANIZATION PROGRAM		
FB21 IS THE ORGANIZATION BLOCK FOR THE SAMPLE PROGRAM		
NAME : IP PROG		
0005 :A Q 12.3 0006 :JC =FOR1		INITIAL POINT SELECTION PROGRAM
0007 :A Q 12.1 0008 :JC =FOR3 0009 :A O 12.2		TRAVERSING PROGRAM
000A :A I 4.1 000B :JC =FOR2	-START	START PROGRAM
000C FOR1 : 000D :JU FB 22 000E NAME :SELECT		REDEFINE INITIAL POINT
000F :JU FB 23 0010 NAME :OFFSET		TRANSFER INITIAL POINT
0011 :JU =CHECK 0012 FOR2 :		CHECK/SWITCHOFF PROGRAM
0013 :JU FB 24 0014 NAME :START 0015 FOR3 :		ACTIVATE RUN PROGRAM
0016 :JU FB 25 0017 NAME :OPERATE		TRAVERSING PROGRAM OF THE FURNACE
0018 CHEK : 0019 :JU FB 26 001A NAME :CHECK 001B :BE		EVALUATION OF STOP REQUESTS
Q12.3 = RET INTPNTTHE INITIAL POINT MUST BE TRANSFERRED BEFORE RESTARTINQ12.1 = RUNNINGRUN STARTEDQ12.2 = ENABLEDA NEW RUN POSSIBLEI4.1 = STARTSTART RUN		

FB 22

LEN=34

NETWORK 1 0000 REDEFINE INITIAL POINT

FB22 : REDEFINE/ADJUST INITIAL POINT OF THE FURNACE

As long as one of the two keys is pressed, the furnace is moved in one of the two directions with the speed stored in db10 (DW1/DW2).

AFTER THE FURNACE HAS TRAVERSED, THE NEW INITIAL POSITION MUST BE TRANSFERRED (I "ON INTPNT") OR THE FURNACE MUST RETURN TO ITS OLD INITIAL POINT (I "TO INTPNT") BEFORE ANOTHER AUTOMATIC RUN IS POSSIBLE.

NAME :SELECT

0005	:AN I	4.3	-FORWARD		IF NONE OR BOTH BUTTONS ARE
0006	:AN I	4.4	-BACK		PRESSED THEN RESET ANALOG
0007	:0(VALUE, END
0008	:A I	4.3	-FORWARD	01	
0009	:A I	4.4	-BACK	01	
000A	:)			01	
000B	:JC =ZE	RO			
000C	:C DB	10			
000D	:A I	4.3	-FORWARD		
000E	:JC =DW	1			
000F	:A I	4.4	-BACK		
0010	:JC =DW	2			
0011 ZERO	:L KB	0			RESET SPEED
0012	:T FW	14	-ANALOG VAI	J	
0013	:BEU				
0014 DW1	:L DW	1			TRANSFER SPEED
0015	:T FW	14	-ANALOG VAI	J	
0016	:JU =SI	GN			
0017 DW2	:L DW	2			TRANSFER BACKWARD SPEED
0018	:T FW	14	-ANALOG VAI	_	
0019 SIGN	:AN F	0.0	-ZERO SIGNA	AL	
001A	:R Q	12.2	-ENABLED		
001B	:s Q	12.3	-RET INTPNI	Г	
001C	BE				
	= FORWAR	D			W INITIAL POINT FOR FURNACE
	= BACK				W INITIAL POINT FOR FURNACE
	= ANALOG				LUE TO BE OUTPUT IN UNITS (MAX 1024)
	= ZERO S				YS RETAINS SIGNAL STATE ZERO
~	= ENABLE			NEW RUN P	
Q 12.3 =	= RET IN	TPNT		THE INITI	AL POINT MUST BE TRANSFERRED BEFORE RESTARTING

FB 23 LEN=75 NETWORK 1 0000 TRANSFER OF INITIAL POINT FB23 : TRANSFER INITIAL POINT WHEN INPUT "ON INTPNT" IS ACTIVATED, THE ACTUAL VALUE IS READ AND SET TO ZERO BY A ZERO OFFSET NAME : OFFSET :ON I 4.2 -ON INTPNT :O F 12.1 -EDGE 0005 0006 EDGE FLAG :JC =END 0007 0008 :C DB 12 0009 :L KB 0 REVOKE OLD :T DW 66 :T DW 67 A000 ZERO OFFSET 000B :JU FB 170 000C 000D NAME :STEU.WEG 000E DBNR : KF +12 000F FKT : KF +5 0010 PAFE : FB 2 WRITE ZERO OFFSET -AUX BYTE1 0011 :L KH 0000 0013 :L FB 2 -AUX BYTE1 :><F 0014 := F :JU FB 170 WEG 0015 := F 11.5 -PAFE ZERO 0016 0017 NAME :STEU.WEG 0018 DBNR : KF +12 KF +1 0019 FKT : READ ACTUAL VALUE AND STATUS BITS 001A PAFE : FY 2 -AUX BYTE1 001B :L KH 0000 001D :L FY 2 -AUX BYTE1 :><F 001E 001F := F 11.1 -PAFE ACT1 READ ERROR IN ACTUAL VALUE 0020 : :C DB 12 0021 :L DR 19 STATUS BITS (SIGN) 0022 0023 :L KH 0001 0025 :AW :T FY 2 0026 -AUX BYTE1 :AN F 2.0 0027 INVERT SIGN 0028 := F 2.0 :L FY 2 :T DL 66 0029 -AUX BYTE1 002A SG ZERO OFFSET :L DR 30 002B ACTUAL VALUE 4TH DECADE 002C :T DR 66 4TH DECADE ZERO OFFSET 002D :L DW 31 ACTUAL VALUE 3D, 2ND, 1ST AND 0 DECADES 002E :T DW 67 ZERO OFFSET 002F 0030 :JU FB 170 0031 NAME :STEU.WEG 0032 DBNR : KF +12 KF +5 0033 FKT : WRITE ZERO OFFSET 0034 PAFE : FB 2 -AUX BYTE1 0035 :L KH 0000 :L FY 2 0037 -AUX BYTE1 0038 :><F 0039 := F 11.5 -PAFE ZERO WRITE ERROR ON ZERO OFFSET 003A : :L KH 0000 003B RESET PROGRAM FLAGS 003D :T FY 12 :AN F 0.0 -ZERO SIGNAL :R Q 12.3 -RET INTPNT :S Q 12.2 -ENABLED 003E 003F 0040

FB 23					LEN=75
0041 0042 EN	∶R D	Q	12.5	-FAULT	
0043	:A	I	4.2	-ON INTPNT	
0044	:=	F	12.1	-EDGE	SET EDGE FLAG
0045	:BE				
	2 = ON 1 = ED = AU	GE			TRANSFER OF THE NEW INITIAL POINT EDGE FLAG OF I "ON INTPNT" SCRATCH FLAG CYCLIC PROGRAM
F 11.	5 = PA				FOR WRITING ZERO OFFSET (FB23)
F 11.	1 = PA	FE AG	CT1		FOR READING ACTUAL VALUE AND STATUS BITS (FB23)
F 0.	0 = ZE	RO SI	IGNAL		FLAG ALWAYS RETAINS SIGNAL STATE ZERO
Q 12.	3 = RE'	r int	PNT		INITIAL POINT MUST BE TRANSFERRED BEFORE RESTARTING
Q 12.	2 = EN	ABLEI	C		NEW RUN POSSIBLE
Q 12.	5 = FA	JLT			ERROR MESSAGE FROM THE CONTROLLER (IP)

_____ IP 240

FB 24

LEN=97

NETWORK 1 0000 START RUN

FB24 : START RUN / TRANSFER TRACK LIMIT VALUES

FB 24 TRANSFERS THE TRACK LIMIT VALUES STORED IN DB10 (DW12 - DW28) TO THE WORKING DATA BLOCK OF THE IP 240 AND THEN, USING FB170, TO THE IP 240.

NAME :START

0005	: AN	г	0 0	-ZERO SIGNAL	
0006	R	Q		-ENABLED	
0007	:s	Q		-RUNNING	
0008	:	Ŷ	12.1	ROMMING	
0009	:L	ਲ ਜ਼	+15		PRESET FLAG WORDS
000B	:т	FW		-AUX WORD1	INEDET TEAC WORDD
000C	:L		+36	AUX WORDI	
000C	·ц :Т	FW	-30 6	-AUX WORD2	
000E 000F	• I	гw	2	-AUX WORDZ	
0010	•т :т	FW		ALLY MODD2	
0010	•1 :L	гw КВ		-AUX WORD3	
				1 התענו עווג	
0012	:т :	FΥ	2	-AUX BYTE1	
0013		חח	1.0		
0014	:C	DB			DIEG DOD GONEG
0015	:L	DR	12		BITS FOR ZONES
0016	:SRW		1		ADAPTATION TO BITS FOR THE TRACKS
0017	: L	КH	0080		SET BITS FOR TRACK 8 TO 1
0019	:OW	DD	1.0		
001A	:C		12		
001B	т:	DR	29		
001C	:				
001D	:C	DB			
001E	:L	DW	13		INITIAL VALUE ZONE 2 (4TH DECADE)
001F	:C	DB	12		
0020	:Т	DW	34		-> INT. TRACK 1
0021	:C	DB	10		
0022	٢	DW	14		INT.ZONE 2 (3RD 2ND AND 1ST DECADE)
0023	:C	DB	12		
0024	τ÷	DW	35		-> INT. TRACK 1
0025	:				
0026 BACK		DB			
0027	:DO	FW	4	-AUX WORD1	
0028	٢	DW	0		INT. VALUE TRACK X
0029	:C	DB	12	-	
002A	:DO	FW	6	-AUX WORD2	
002B	Ξ	DW	0		-> FINAL VALUE TRACK X-1
002C	:DO	FW	8	-AUX WORD3	
002D	т:	DW	0		-> INT. VALUE TRACK X
002E	:				
002F	ιΓ	FW	4	-AUX WORD1	INCREMENT COUNTER
0030	:I		1		
0031	т:	FW		-AUX WORD1	
0032	۲	FW	6	-AUX WORD2	
0033	ιI		1	-	
0034	÷т	FW	6	-AUX WORD2	
0035	ιI		2		
0036	т:	FW	8	-AUX WORD3	
0037	:	_			
0038	:AN	F	2.0		
0039	:=	F	2.0		
003A	:A	F	2.0		RUN TWICE ?
003B	:JC	=BAC	CK		IF NOT, RETURN
003C	:				
003D	ιL	FW	4	-AUX WORD1	

FB 24			LEN=97
	:L KF +28	3	TRANSFER DW13 - 28 ?
	:>F		
	:JC =FOR1		
0042	:		
0043			2 INCREMENT COUNTER BY 2
0044	:I 2	2	
0045	T FW 6	5 -AUX WORD	2
0046		2	
0047	T FW 8	-AUX WORD	3
0048	:JU =BACK		
0049 FOR1			
004A	C DB 12		
004B	:L KH 000		
004D	:T DW 64		FINAL VALUE TRACK 8 (4TH DECADE)
	:L KH 999	99	(MAX. VALUE)
	:T DW 65	5	FINAL VALUE TRACK 8 (3RD, 2ND AND 1ST DECADE)
	:		
	:JU FB 170		
	:STEU.WEG		
	: KF +12		
	: KF +4		WRITE TRACK LIMITS
	: FY 2	-	1
0057		2 -AUX BYTE	1
0058			
0059			
005A	:= F 11	.4 -PAFE-TRA	C1 PAFE FOR WRITING TRACK LIMITS
005B	BE		
F 0.0 :	= ZERO SIGNA	AL	FLAG ALWAYS RETAINS SIGNAL STATE 0
Q 12.2 :	= ENABLED		NEW RUN POSSIBLE
	= RUNNING		RUN STARTED
~	= AUX WORD1		SCRATCH FLAG WORD - DATA WORD POINTER IN DB10
	= AUX WORD2		SCRATCH FLAG WORD - DATA WORD POINTER IN DB12
FW 8 :	= AUX WORD3		SCRATCH FLAG WORD - DATA WORD POINTER IN DB12
FY 2 :	= AUX BYTE1		SCRATCH FLAG BYTE CYCLIC PROGRAM
F 11.4 :	= PAFE TRACI	L	FOR WRITING TRACK LIMITS (FB24)

FB 25 LEN=67 NETWORK 1 0000 OPERATION / TRAVERSE PROGRAM FB25 : OPERATION / TRAVERSE PROGRAM OF THE INDUCTION FURNACE FB25 ENTERS THE INITIAL OR RETURN SPEED OF THE FURNACE INTO FW14 AND PARAMETERIZES A CONTROL TRACK (TRACK 8), IF NECESSARY, TO MOVE THE FURNACE BACK TO ITS ORIGINAL POSITION. NAME : OPERATE 0005 :A F 12.4 -BACK ACTIV :JC =R-PR 0006 A F 12.2 -FORW ACTIV 0007 8000 :JC =FOR1 :C DB 10 :L DW 3 0009 A000 OUTPUT SPEED ZONE 1 :T FW 14 000B -ANALOG VAL 000C :AN F 12.2 -FORW ACTIV 000D S F 12.2 -FORW ACTIV 000E SQ 12.4 -HEATING SWITCH ON HEATING 000F : 0010 FOR1 :A F 12.6 -FIN POINT FEEDBACK FROM INTERRUPT SERVICE ROUTINE 0011 :R Q 12.4 -HEATING SWITCH OFF HEATING 0012 : TC = FOR 20013 BEU 0014 FOR2 : 0015 :C DB 12 0016 :L KB 0 , J018 0019 001B JC :T DW 64 SET FINAL VALUE TRACK 8 ιт DW 65 TO ZERO :L KH 0109 :T DW 62 SET INITIAL VALUE :L KH 9999 001C TO -99999 :T DW . :L KH 0080 29 001E 001F BITS FOR TRACKS USED :T DR 29 (ONLY TRACK 8 RELEVANT) 0021 :JU FB 170 0022 0023 NAME :STEU.WEG 0024 DBNR : KF +12 0025 FKT : KF +4 WRITE TRACK LIMITS 0026 PAFE : FY 2 -AUX BYTE1 0027 :L FY 2 -AUX BYTE1 :L KB 0 0028 0029 :><F := F 11.6 -PAFE TRAC8 002A PAFE FOR WRITING TRACK LIMITS 002B : 002C :C DB 10 :L DW 11 :T FW 14 002D 002E -ANALOG VAL :AN F 12.4 -BACK ACTIV 002F S F 12.4 -BACK ACTIV 0030 SET SCRATCH FLAGS 0031 R-PR : 0032 :A F 12.7 -INT POINT 0033 :JC =KSET FEEDBACK FROM INTERRUPT SERVICE ROUTINE BEU 0034 0035 KSET : 0036 :AN F 0.0 -ZERO SIGNAL :R Q 12.1 -RUNNING :S Q 12.2 -ENABLED 0037 0038 0039 R F 12.2 -FORW ACTIV 003A R F 12.4 -BACK ACTIV 003B :R F 12.6 -FIN POINT :R F 12.7 -INT POINT 003C

003D

FB 25

LEN=67

F	12.4 = BACK ACTIV	BACKWARD TRAVERSE PROGRAM ACTIVE
F	12.2 = FORW ACTIV	FORWARD TRAVERSE PROGRAM ACTIVE
FW	14 = ANALOG VAL	ANALOG VALUE TO BE OUTPUT IN UNITS (MAX. 1024)
Q	12.4 = HEATING	HEATING ON (CONTACTOR + INDICATOR)
F	12.6 = FIN POINT	FINAL POINT OF THE FORWARD TRAVERSE PROGRAM REACHED
F	12.3 = BACK START	BACKWARD TRAVERSE PROGRAM STARTED
FΥ	2 = AUX BYTE1	SCRATCH FLAG BYTE CYCLIC PROGRAM
F	11.6 = PAFE TRAC8	FOR WRITING TRACK LIMITS (FB25)
F	12.7 = INT POINT	INITIAL POINT/ORIGINAL POSITION REACHED
F	0.0 = ZERO SIGNAL	FLAG ALWAYS RETAINS SIGNAL STATE ZERO
Q	12.1 = RUNNING	RUN STARTED
Q	12.2 = ENABLED	NEW RUN POSSIBLE

IP 240

FB 26

LEN = 75

NETWORK 1 0000 ERROR/INTERRUPTION CONTROL

FB26 : CONTROL PROGRAM FOR EMERGENCY STOP, MALFUNCTIONS OR LIMIT SWITCHES

FB26 QUERIES INPUTS "EMERG STOP", "LMTSW FORW" AND "LMTSW BACK" AND RESPONDS TO PARAMETER ASSIGNMENT ERRORS IN THE STANDARD FBS FOR THE IP240.

ON AN EMERGENCY STOP, THE "EMERG STOP" INDICATOR STAYS ON AS LONG AS THE EMERGENCY OFF SWITCH IS DEPRESSED. OUTPUT OF AN ANALOG VALUE IS BLOCKED, THE HEATER IS SWITCHED OFF, AND VARIOUS OUTPUTS AND FLAGS ARE RESET.

ON A PARAMETER ASSIGNMENT ERROR THE CONTROLLER IS RESET. THE ERROR FLAGS (FB11) ARE SAVED IN FB10 AND FB11 IS RESET. THE "FAULT" DISPLAY LAMP IS SWITCHED ON.

IF A LIMIT SWITCH IS ACTUATED, THE "STOPPED" OUTPUT FLASHES AS LONG AS THE SWITCH IS DEPRESSED AND OUTPUT OF THE SPEED IS PERMITTED IN THE OPPOSITE DIRECTION ONLY.

NAME : CHECK

0005 0006	:A . TC	I 4.0 =FOR1	-EMERG STOP	
0008	:s		-STOPPED	INDICATOR
0008		=CHEK	SIGFED	INDICATOR
0009 FOR1		-ciilin		
000A	R	0 12.0	-STOPPED	
000B	:L	~	5101125	PAFE BITS
000C	:L			
000E	: OW			
000F		=FOR2		BRANCH IF ZERO
0010	:т	FY 10	-CHEK BYTE .	SAVE PAFE BITS
0011	:г	КВ 0		RESET PAFE BITS
0012	:т	FY 11		
0013	:s	Q 12.5	-FAULT	
0014	:JU	=CHEK		
0015 FOR2	:			
0016	÷А	I 4.6	-LMTSW FORW	IF NO LIMIT SWITCH IS DEPRESSED,
0017	÷А	I 4.7	-LMTSW BACK	END OF PROGRAM
0018	:JC	=END		
0019	:			
001A	۲	KT 025.0		IF A LIMIT SWITCH IS REACHED,
001C	:AN	т 1		OUTPUT "STOPPED" SHOULD FLASH
001D	:SR	т 1		FOR AS LONG AS THE SWITCH IS DEPRESSED
001E	:CU	C 1		(0.5 SEC FREQUENCY)
001F	:Г	C 1		
0020	:т	FY 2	-AUX BYTE1	
0021	÷А	F 2.2		WHEN COUNT IS 4,
0022	R	C 1		RESET COUNTER
0023	:			
0024	÷А			0.5 SEC FREQUENCY
0025	:=	~	-EMERG STOP	
0026	÷А		-HEATING	
0027	:R		-HEATING	SWITCH OFF HEATING
0028			-LMTSW FORW	
0029		=PRO1		
002A	: AN		-LMTSW BACK	
002B	:JC	=PRO2		
002C PRO1				
002D		FW 14	-ANALOG VAL	IF UP COUNTING,
002E	:L	KB O		RESET OUTPUTS
002F	:>F			

FB 26		LEN=75
0030 :JC =CHE	ικ	
0031 :JU =END)	
0032 PRO2 :		
		IF DOWN COUNTING,
0034 :L KB 0	1	RESET OUTPUTS
0035 : <f< td=""><td></td><td></td></f<>		
0036 :JC =CHE		
0037 :JU =END)	
0038 CHEK:		
~	12.1 -RUNNING	
	12.2 -ENABLED	
	12.3 -RET INTPNT	
~	12.4 -HEATING	
003D :L KB 0		
	12	AUXILIARY FLAGS
	14 -ANALOG VAL	
0040 END : 0041 :***		
0041		
I 4.0 = EMERG ST	OP	
Q 12.0 = STOPPED	EMERG STO	P PRESSED
FY 10 = CHECK BY	TE IMAGE OF	FB11 IN CASE OF ERROR
Q 12.5 = FAULT	FAULT FLA	G FROM CONTROLLER (IP)
I 4.6 = LMTSW FO	DRW LIMIT SWI	TCH FURNACE FORWARD
I 4.7 = LMTSW BA	CK LIMIT SWI	TCH FURNACE BACKWARD
FY 2 = AUX BYTE	SCRATCH F	LAG BYTE CYCLIC PROGRAM
Q 12.4 = HEATING	HEATING O	N (CONTACTOR + INDICATOR)
FW 14 = ANALOG V	ANALOG VA	LUE TO BE OUTPUT IN UNITS (MAX 1024)
Q 12.1 = RUNNING	RUN START	ED
Q 12.2 = ENABLED	NEW RUN P	OSSIBLE
Q 12.3 = RET INTP	NT INITIAL P	OINT MUST BE TRANSFERRED BEFORE RESTARTING
NETWORK 2 0042		
0042 :L FW 0043 :SLW		ADAPTATION TO FORMAT OF
	4	THE ANALOG OUTPUT
	.20	ADDRESS OF ANALOG OUTPUT
0045 :BE		
FW 14 = ANALOG V	YAL ANALOG VA	LUE TO BE OUTPUT IN UNITS (MAX 1024)

FB 27 LEN=26 NETWORK 1 0000 INTERRUPT SERVICE ROUTINE FOR THE IP 240 FB27 : INTERRUPT ORGANIZATION BLOCK FOR THE SAMPLE PROGRAM INTERRUPT CAUSE/SOURCE IS DETERMINED AND THE APPROPRIATE INTERRUPT PROGRAM (IN THIS CASE FB28) IS CALLED. NAME :INTRT :JU FB 170 0005 0006 NAME :STEU.WEG 0007 DBNR : KF +12 0008 FKT : KF +3 READ INTERRUPT REQUEST BYTES
 00009
 PAFE
 FY
 3
 -AUX BYTE2

 000A
 :L
 FY
 3
 -AUX BYTE2

 000B
 :L
 KB
 0
 -AUX BYTE2 :><F 000C 000D := F 11.3 -PAFE IR 000E :A DB 12 :L DW 20 :L KB 0 000F QUERY IF INTERRUPT WAS 0010 GENERATED BY CHANNEL 1 0011 :><F 0011 ·/<r 0012 :JC FB 28 INTERRUPT SERVICE ROUT. CHANNEL 1 0013 NAME :INTRT K1 0014 BE FY 3 = AUX BYTE2 SCRATCH FLAG BYTE INTERRUPT SERVICE ROUT. F 11.3 = PAFE IR FOR READING INTERRUPT REQUEST BYTE (FB27)

FB 28 LEN=81 NETWORK 1 0000 INTERRUPT SERVICE ROUTINE FOR THE IP 240 CHANNEL 1 FB28 : INTERRUPT SERVICE ROUTINE CHANNEL 1 OF THE IP240 PRECISE CAUSE OF INTERRUPT IS DETERMINED AND THE APPROPRIATE RESPONSES ACTIVATED. ON WIREBREAK OR REACHING ONE OF THE TWO FINAL POINTS (INITIAL POINT/TURNING POINT) OF THE TRAVERSE PATH OF THE FURNACE, THE DRIVE IS SWITCHED OFF AND A FLAG SET WHICH IS EVALUATED IN THE CYCLIC PROGRAM. NAME :INTRT K1 0005 :C DB 12 DR 29 FY 3 0006 :Г BITS FOR THE TRACKS USED (FROM 0007 ιт 3 -AUX BYTE2 FB24 CORRESPONDS TO THE ZONES USED) 0008 : 0009 :L DW 20 INTERRUPT REQUEST BYTE A000 :T FW 16 -AUX WORD4 000B : L KH 0004 WIREBREAK? 000D :AW 000E :JN =DRBR IF YES, WIREBREAK SERVICE ROUTINE 000F : 0010 :C DB 10 0011 ÷А F 12.4 -BACK ACTIV :JC =FOR2 BACKWARD INTERRUPT SERVICE ROUTINE 0012 0013 :A F 12.2 -FORW ACTIV 0014 :JC =FOR1 FORWARD INTERRUPT SERVICE ROUTINE 0015 :BEU 0016 FOR1 : :AN F 16.0 REF1 (INITIAL ZONE 2) 0017 :ON F 3.0 0018 BIT ZONE 2 :JC =REF2 0019 001A :L DW 4 SPEED IN ZONE 2 001B REF2 : :AN F 16.1 REF2 (INT.ZONE 3) 001C :ON F 3.1 BIT ZONE 3 001D 001E :JC =REF3 SPEED IN ZONE 3 001F :L DW 5 0020 REF3 :

SPEED IN ZONE 3 REF3 (INT.ZONE 4) BIT ZONE 4 SPEED IN ZONE 4 REF4 (INT.ZONE 5) BIT ZONE 5 SPEED IN ZONE 5

> REF5 (INT.ZONE 6) BIT ZONE 6

SPEED IN ZONE 6

REF6 (INT.ZONE 7) BIT ZONE 7

SPEED IN ZONE 7

REF7 (INT.ZONE 8) BIT ZONE 8

SPEED IN ZONE 8

:AN F 16.2

:ON F 3.2

:JC =REF4

0026 :AN F 16.3

:L DW 6

:ON F 3.3

:AN F 16.4

:ON F 3.4

:AN F 16.5

:ON F 3.5

:AN F 16.6

:ON F 3.6

:JC =REF8 :L DW 10

:JC =REF7

:L DW 9

8

:JC =REF6

:L DW

:JC =REF5 :L DW 7

0021 0022

0025 REF4 :

002A REF5 :

002F REF6 :

0034 REF7 : 0035 :A

002B

0023

0024

0027

0028

0029

002C

002D

002E

0030 0031

0032

0033

0036

0037 0038

FB 28				LEN=81
0039 REF8	:			
003A	:AN	F 16.7		REF8 (CUTOFF POINT)
003B	:JC	=OUTP		
003C	:s	F 12.6	-FIN POINT	BIT FOR FINAL POINT FORWARD REACHED
003D	:JU	=OUT1		
003E FOR2	:			
003F	:A	F 16.7		REF8 (INITIAL POINT)
0040	:s	F 12.7	-INT POINT	
0041	:JC	=OUT1		
0042	:BEU			
0043 DRBR	:			
0044	:s	F 11.7	-WIREBREAK	
0045 OUT1	:			
0046	:R	Q 12.4	-HEATING	
0047	۲	КН 0000		
0049 OUTP	:			
004A	÷т	FW 14	-ANALOG VAL	
004B	BE			
	-	BYTE2		SCRATCH FLAG BYTE INTERRUPT SERVICE ROUTINE
FW 16 =	= AUX	WORD4		AUXILIARY FLAG WORD - INTERRUPT SERVICE ROUT. (STATUS BITS)
F 12.4 =	= BACK	ACTIV		BACKWARD TRAVERSE PROGRAM ACTIVE
F 12.2 =	= FORW	ACTIV		FORWARD TRAVERSE PROGRAM ACTIVE
F 12.6 =	= FIN	POINT		FINAL POINT OF THE FORWARD TRAVERSE PROGRAM REACHED
F 12.7 =	= INT	POINT		INITIAL POINT/ORIGINAL POSITION REACHED
F 11.7 =	= WIRE	BREAK		WIREBREAK/SHORT-CIRCUIT IN ENCODER (FB28)
Q 12.4 =	= HEAT	ING		HEATING ON (CONTACTOR + INDICATOR)
- FW 14 =	= ANAL	OG VAL		ANALOG VALUE TO BE OUTPUT IN UNITS (UP TO 1024)

FB 38		LEN=39				
NETWORK 1	0000 SAVE FLAGS					
FB38 SAVES FLAG WORDS 200 TO 254 IN A SPECIFIED DATA BLOCK. THE DATA BLOCK MUST HAVE A LENGTH OF AT LEAST 30 DATA WORDS (DW0 - DW29).						
NAME :FLAG.SAV ID :DBNR I/Q/D/B/T/C:B						
0008 :B 0009 :***						
NETWORK 2 000A :L 000C :T 000D :L 000F :T 0010 M001 :DO 0011 :L 0012 :DO 0013 :T		PRESET THE POINTERS (DW28 AND DW29)				
0014 :L 0015 :ADD 0017 :T 0018 :L 0019 :ADD 0018 :T	DW 29 KF+2 DW 29 DW 28 KF+1 DW 28	INCREMENT THE POINTERS FLAG WORD POINTER DATA WORD POINTER				
001C :L 001E :L 001F :>=F 0020 :JC 0021 :BE		FLAG WORDS 200 TO 254 SAVED IN THE DATA BLOCK ?				

FB 39		LEN=37				
NETWORK 1	0000 LOAD FLAGS					
WRITE THE STATES OF FLAG WORDS 200 - 254 SAVED BACK TO THE FLAG WORDS. THE DATA BLOCK SPECIFIED MUST HAVE A LENGTH OF AT LEAST 30 DATA WORDS (DW0 - 29).						
NAME :LOAD.FLC	2					
ID :DBNR	I/Q/D/B/T/C: B					
0008 :B 0009 :***	=DBNR					
NETWORK 2	000A					
000A :L	KF +0	PRESET THE POINTERS				
000C :T	DW 28	DATA WORD POINTER				
000D :L	KF +200					
000F :T	DW 29	FLAG WORD POINTER				
0010 M001 :DO	DW 28					
0011 :L	DW 0					
0012 :DO	DW 29					
0013 :т	FW O					
0014 :L	DW 28	INCREMENT POINTERS				
) BF+1					
0016 :T	DW 28					
0017 :L	DW 29					
) BF+2					
0019 :T	DW 29					
001A :L		FLAG WORDS UP TO				
001C :L	DW 29	AND INCLUDING FW254				
001D :>=F		LOADED ?				
001E :JC	=M001					
001F :BE						

FB 169

LEN=47

NETWORK 1		0000			
NAME	:STRU.WEG				
ID	BGAD	I/Q/D/B/T/C:	D	KM/KH/KY/KS/KF/KT/KC/KG:	KF
ID	:KANR	I/Q/D/B/T/C:	D	KM/KH/KY/KS/KF/KT/KC/KG:	KF
ID	:DBNR	I/Q/D/B/T/C:	D	KM/KH/KY/KS/KF/KT/KC/KG:	KF
ID	:AFL	I/Q/D/B/T/C:	D	KM/KH/KY/KS/KF/KT/KC/KG:	KF
ID	:IMP	I/Q/D/B/T/C:	D	KM/KH/KY/KS/KF/KT/KC/KG:	KF
ID	:DIG1	I/Q/D/B/T/C:	D	KM/KH/KY/KS/KF/KT/KC/KG:	KH
ID	:DIG2	I/Q/D/B/T/C:	D	KM/KH/KY/KS/KF/KT/KC/KG:	KH
ID	:PRA1	I/Q/D/B/T/C:	D	KM/KH/KY/KS/KF/KT/KC/KG:	KH
ID	:PRA2	I/Q/D/B/T/C:	D	KM/KH/KY/KS/KF/KT/KC/KG:	KH
ID	:PAFE	I/Q/D/B/T/C:	А	BI/BY/W/D: BY	
ID	:BER	I/Q/D/B/T/C:	D	KM/KH/KY/KS/KF/KT/KC/KG:	KF
ID	:ABIT	I/Q/D/B/T/C:	D	KM/KH/KY/KS/KF/KT/KC/KG:	ΚY

0029 :BE

FB 170

LEN=20

NETWORK 1		0000			
NAME	:STEU.WEG				
ID	:DBNR	I/Q/D/B/T/C:	D	KM/KH/KY/KS/KF/KT/KC/KG:	KF
ID	FKT	I/Q/D/B/T/C:	D	KM/KH/KY/KS/KF/KT/KC/KG:	KF
ID	:PAFE	I/Q/D/B/T/C:	А	BI/BY/W/D: BY	

000E :BE

- 1 System Overview
- 2 Module Description and Accessories
- 3 Addressing
- 4 Hardware Installation
- 5 Operation
- 6 Functional Description
- 7 Position Decoding

8	Counti	ng
	8.1	Applications8 1
	8.2	Principle of Operation
	8.2.1	Actual Value
	8.2.2	Final Value8 3
	8.2.3	Forcing the IP Output8 3
	8.2.4	Flagging with Status Bits
	8.2.5	Interrupt Generation and Processing
	8.3	Initializing Standard Function Blocks and
		Data Block Contents
	8.3.1	Configuring Function Block
	8.3.2	Control Function Block
	8.3.3	Contents of the Data Block
	8.4	Example for Counting: Fast Filling with Loose Material

9 IP 252 Expansion

- 10 Positioning
- 11 Direct Data Interchange with the IP 240
- 12 Response Times
- 13 Encoder Signals
- 14 Error Messages

Figur	res			
8-1. 8-2. 8-3.	Actual Value Range and Overrange in Counting Mode	.8	- 4	
Table	?5			
8-1. 8-2.	Parameters for Configuring FB 171			

8 Counting

8.1 Applications

In this mode, the IP 240 can be universally used for pulse counting. The module can process pulse trains with frequencies of up to 70 kHz.

8.2 Principle of Operation

For the counting mode the following STEP 5 modules are necessary:

A data block

You must create a data block (DB) prior to calling the configuring function block for the first time. New data must be entered in this DB prior to its transfer to the IP 240 by the FB 172. Data that is read from the IP 240 is stored in this DB by control FB 172.

- Configuring FB 171
 You structure one or both channels of the IP 240 in position decoding mode with configuring FB 171. The configuring FB is normally called in the restart OB.
- Control FB 172

The control FB 172 is called in the cyclic program or the interrupt program. By means of the FB parameter FKT you can specify whether data is to be read from or transferred to the IP 240.

8.2.1 Actual Value

Activating counting

Counting is activated with a positive-going edge of the gate signal. You can preset the gate signal with control bit **STRT** or via an external signal at input **GT**. On configuration, you must specify in parameter **EXT**, configuring FB 171, whether you are using STRT or GT as a gate signal.

If you use control bit STRT, you must first transfer the control bits with STRT=1 to the IP to form a positive-going gate edge. Set STRT bit D 17.4 to "1" in the data block. Now call control FB 172 and initialize it for function 2 "Writing control statements". The CPU then transfers the control bits to the IP.

Generating the actual value

The pulses are counted on their positive-going edge while the gate signal is active. The counter counts down from an initial value **ANF**. After the actual value has crossed zero, the pulses are acquired with a negative sign if the gate signal is still active.

Counting range and overrange

The permissible counting range is defined from +9,999 to - 9,999. When the defined counting range is exceeded, the counter enters the overrange.

9,999		2	1 0 - 1- 2		- 9,999	0 - 1- 2		- 9,999
Defined counting range						Ove	rrange	

Fig. 8-1. Actual Value Range and Overrange in Counting Mode

When the defined actual value range is exceeded, the counter enters overrange and the IP sets status bit **UEBL** (overflow).

When set, the UEBL bit can trigger an interrupt. You must indicate whether or not it is to do so via the PRA parameter during configuring (Section 8.3.1). The UEBL bit is reset when the status area or interrupt request bytes are read.

When the counter has entered the overrange, the pulses are only counted. The next zero crossing does not generate another interrupt, and digital output D1 is not set.

Transferring a new initial value ANF to the IP

The first time an initial value is transferred to the IP, it is taken from the DB with configuring FB 171 and then displayed as an actual value.

You can, at any time, transfer a new initial value to the IP. It takes effect, however, only after termination of the current counting cycle when a positive-going edge occurs in the gate signal.

To transfer a new initial value, enter the new count value in data word 35 of the DB. Now call control FB 172 and initialize it for function 4 "Write initial count". The CPU then transfers the new initial value to the IP.

Reading the actual value

The actual value is updated on the IP in every module firmware cycle (the firmware is the IP 240's operating system).

For you to be able to read the current actual value from the DB, you must first call control FB 172 and initialize function 1 "Reading the actual value, the final value and the status bits" (Section 8.3.2).

The CPU then transfers the current data from the IP to the data block. The data for the actual value are entered as follows:

- DW 31 Absolute actual value, in BCD code
- DW 33 Absolute actual value, in binary code
- D 19.0 Sign of the actual value (status bit SG)

After configuration, the initial value transferred is specified as actual value.

Monitoring actual value "0"

If the actual value reaches "0", status bit REF1 is set.

When set, REF1 can

- trigger an interrupt. You must indicate as much in the PRA parameter.
- set digital output D1. You must specify this option in the DIG parameter (Section 8.3.1).

At the start of a new counter, a positive gate signal edge resets REF1. If the count begins with "0", the first counting pulse sets REF1. Output D1 is not set.

8.2.2 Final Value

Storing the final count

When you evaluate the actual value, you are evaluating the current count. The IP also makes the actual value of the preceding count available, i.e. the count value at the instant of the first negative GATE signal. This is referred to as the final count. This value is retained until the next negative GATE signal, and can be read out from the IP.

When the final value is stored at termination of counting, status bit REF2 is set.

When it is "1", REF2 can trigger an interrupt. You must specify this option in the PRA parameter during a configuring pass (Section 8.3.1).

REF2 is reset when the status area is read.

Reading the final value

Before you can read out the current final vaue from the DB, you must first invoke control FB 172 and initialize it for function "1" Read actual value, final value and status bits".

The CPU then transfers the current data from the IP to the data block. The data for the final value is entered as follows:

- DW 28 Absolute final value in binary
- D 27.0 Sign of the final value (SGF)

Overrange

If the actual value is already in the overrange at the instant of the negative GATE signal edge, status bit **UEBE** is set. UEBE is the overrange bit for the final value.

Overwriting an old final value

Every negative GATE signal edge overwrites the last final value with the new final value. If the status area (function 1, FB 172) was not read between two negative GATE edges, the **UEBS** bit is set on the IP. UEBS is the status bit for Overwrite.

When it is set, the UEBS bit can trigger an interrupt. You must specify this option in the PRA parameter.

Reading of the status area resets UEBS.

8.2.3 Forcing the IP Output

With control bits **DA1F** and **DA1S** in DL 17 you define how digital output **D1** is to be forced. Enter the required value in DL 17. Now call control FB 172 and initialize it for function 2 "Write control statements". The CPU then transfers the control bits to the IP.

The following options are available for forcing the output:

- a) The digital output is to be set when the actual value reaches "0", and reset on the first positive GATE signal edge following the start of a new count.
 - In this case, you must set control bits DA1F to 0 and DA1S to 1 in DL 17.
- b) The digital output is to be reset without regard to the count. In this case, you must set control bits DA1F to 0 and DA1S to 0.
- c) The digital output is to be set without regard to the count.

In this case, you must set control bits DA1F to 1 and DA1S to 1.

It is important to note that after transferring the control bits DA1f=1 and DA1s=1, the IP output D1 is to be reset by transferring the control bits DA1F=0 and DA1S=0, before the output control can be selected according to a) (DA1F=0 and DA1F=1)

Status bit **DA1** mirrors the current state of the output.

Figure 8-2 shows an example of triggering a process interrupt and activating the digital output.

GATE signal												
CLOCK signal		_		[<u> </u>					1	 3)
Status bit AKTV				 			 					
Status bit TRIG				1)								
Status bit REF 1												
Status bit REF 2												 1)
Output												
Interrupt IRx									2)			 2)
Actual value (for ANF=3)	3	2	2	1			()	-	1	4	 1
REF1 triggers The actual valu			inal value	 trigger:	s an in		 				 	

1) These bits are reset on the IP following reading of the status area.

2) The interrupt request is reset when the interrupt request bytes are read.

3) This edge is no longer counted, as the GATE signal was set to "0".

Fig. 8-2. Sequence Diagram for Counting Mode

8.2.4 Flagging with Status Bits

Status data is updated in every cycle of the module firmware on the IP.

If you want information about the status, you must call control FB 172 and parameterize function 1 "Read actual value, final value and status bits" (Section 8.3.2). The CPU then transfers the status bits from the IP to the data block (DW 18, 19 and 27).

Status bit **AKTV** (D 18.5) indicates whether the count has been enabled. It has the same meaning as a set gate signal.

Status bit **TRIG** (D 18.4) shows whether counting has begun. The status bit is set when after a positive-going gate edge the first pulse has been acquired. TRIG is reset when the status area is read again.

Status bit **DA1** (D 18.14) indicates whether digital output D1 is set.

Status bits for the actual value

Status bit **REF1** (D 19.8) indicates whether the count is less than or equal to zero. REF1 is set when the count reaches zero, and is reset with the next positive GATE signal edge.

Status bit **SG** (D 19.0) indicates whether the actual value stored in data words DW 31 and 33 is positive (SG=0) or negative (SG=1).

A "1" value in statusbit **UEBL** (D 19.1) indicates that the actual value is out of range (actual value <-9,999). UEBL can trigger an interrupt. It is reset when

- the status area is read
- the interrupt request bytes are read if the overflow triggered the interrupt.

Status bits for the final value

Status bit **REF2** (D 19.9)="1" indicates that the last count was terminated with the negative GATE signal edge and that the actual value was stored as final value of the count.

Status bit **SGF** (D 27.0) indicates whether the final value stored in data word DW 28 is positive (SGF=0) or negative (SGF=1).

When "1", status bit **UEBE** (D 27.1) indicates that the final value is out of range (final value <-9,999).

When "1", status bit **UEBS** (D27.2) indicates that an old final value was overwritten by a new final value although the old final value had not been read. UEBS can trigger an interrupt, and is reset when the status area is read.

Note

Once they have been read, status bits TRIG, UEBL, REF2 and UEBS, as well as all interrupt bits in the interrupt request bytes, are reset on the IP. The bits that were set can thus be read out only once.

8.2.5 Interrupt Generation and Processing

Status bits REF1, REF2, UEBL and UEBS can trigger an interrupt and are stored in the interrupt request bytes on the IP with their positive-going edges as RF1, RF2, UEB and UBS (Section 8.3.3).

Reading the interrupt request bytes

After an interrupt request, an interrupt service organization block is called by the CPU. You must call a control FB in this interrupt OB and parameterize "Read interrupt request bytes" with FCT=3. The control FB transfers the interrupt request bytes of both channels to the specified DB (DW 20 and 21). By evaluating these bytes in the interrupt service OB, you can react in a way appropriate to the cause of the interrupt.

Reading these bytes has the following effect:

- the bits in the interrupt request bytes on the IP are reset
- the interrupt request is withdrawn by the IP
- status bit UEBL is reset if this was the error which caused the interrupt.

As the interrupt request bytes are read across all channels, the current status can only be read once from the IP and only the DB parameterized in the control FB can be directly updated.

Masking the interrupts

You can mask all bits with interrupt capability in the relevant channel by setting control bit **AMSK** (D 17.15). Masked interrupts do not result in an interrupt request and are not stored in the interrupt request bytes, i.e. they are lost.

Calling the interrupt service OBs in the S5-150U and S5-155U (150 mode)

In the S5-150U and S5-155U (150 mode), the relevant interrupt service OB is called at the next block boundary on a signal change in a bit in PY 0. Using the parameter ABIT in configuring FB 171 (Section 8.3.1) you can specify whether the interrupt service OB is to be called on every change or only on a change from 0 to 1.

Setting the ABIT parameter:

- ABIT : KY x,y
- x>0 : the interrupt OB is called on every signal transition.

switchbank S1 (Section 5.1.2).

• x=0, y=0 to 7 : the interrupt OB is called only on a signal transition from 0 to 1. y must be set to the number of the bit in I/O byte 0 which you set on

Note

Please observe the description of the encoder signals and the timing requirements for counting mode presented in Chapter 13. Detailed information on response times is presented in Chapter 12.

8.3 Initializing Standard Function Blocks and Data Block Contents

8.3.1 Configuring Function Block

FB 171 (STRU.DOS) Configuring and parameter assignments for operation of the IP 240 in counting mode

Functional description

The configuring function block first checks the parameter assignments and then transfers the general module data (machine-readable product code of the module, firmware and hardware versions) from the IP to the data block specified. It then verifies its compatibility with the firmware and transfers the error flags of the start check (Section 6.3) to the data block.

The configuring data (parameter entries in FB 171) and initial count value are then transferred from the DB to the IP 240.

After error-free configuring of the specified channel, the identifier of the configured mode is entered in DW 23.

If the IP 240 is reconfigured, active outputs are reset and any process interrupts for the channel are cancelled.

Hardware, communications and parameter assignment errors are flagged in the PAFE byte and described in detail in data words DW 8 to 10 and DW 13. In the event of an error, the relevant channel is not configured.

Function block call

The configuring function block is usually called in the restart organization blocks.

STL : JU FB 171 NAME : STRU. DOS BGAD : KF KANR : KF DBNR : KF DIG : KH	LAD/CSF FB 171 BGAD KANR DBNR
PRA : KM	DIG
EXT : KH	PRA
PAFE : QB	EXT
BER : KF	BER PAFE QB
ABIT : KY	ABIT

Note

Specification of the address space (BER) is dispensed with for the function block for the S5-115U programmable controller (normal I/O area only, Chapter 3). The ABIT parameter is not required in the function blocks for the S5-115U and S5-135U.

Name	Para- meter type	Data	Description
BGAD	D	KF	Module starting address
KANR	D	KF	Channel number
DBNR	D	KF	Data block number
DIG	D	КН	Assignment of digital output D1
PRA	D	KM	Assignment of process interrupt
EXT	D	КН	Control of count enabling
PAFE	Q	BY	Error flag byte
BER*	D	KF	Address space (normal and extended I/O areas)
ABIT**	D	KY	Evaluation of the signal transition for interrupt processing with I/O byte 0. Interrupt bit assigned in I/O byte 0.

Table 8-1.	Parameters	for Configuring FB 171
	i urumeters	ioi ooninganingi birri

* not for FB 171 for the S5-115U ** not for FB 171 for the S5-115U and S5-135U

Parameter assignments

BGAD: KF		•	Starting address of module in the I/O area, (P area) divisible by 16 Starting address of module in the extended I/O area (Q area), divisible by 16			
KANR : KF	1 2		Channel 1 Channel 2			
DBNR: KF	3-255	3-255 Number of the data block created				
DIG : KH	0000-0001	•	eent of digital output D1 Output D1 is set when reference bit REF1 goes to "1" and reset on a positive GATE signal edge. Output D1 is not set when reference bit REF1 goes to "1".			
PRA : KM	0000 0000 - 00001111	Assignm Bit 0 =1	ent of process interrupts An interrupt is generated when reference bit REF1 goes to "1" (count has reached "0").			
		Bit 0=0	No interrupt is generated when reference bit REF1 goes to "1".			
		Bit 1 =1	An interrupt is generated when status bit UEBL goes to "1" (actual value out of range).			
		Bit 1=0	No interrupt is generated when status bit UEBL goes to "1".			
		Bit 2=1	An interrupt is generated when reference bit REF2 goes to "1" (final value stored).			
		Bit 2=0	No interrupt is generated when reference bit REF2 goes to "1".			
		Bit 3 =1	An interrupt is generated when status bit UEBS goes to "1" (final value overwritten).			
		Bit 3=0	No interrupt is generated when status bit UEBS goes to "1".			

EXT : KH 0000 to 0001		Control of count enabling by external or internal starting signal			
		Bit 0 =1 Bit 0=0	Control of start of count by active signal at GT input Control of start of count by active control bit STRT		
PAFE : QB		Flag byte or (Section 6	output byte (0 to 239) in which any errors are flagged .4)		
BER : KF	0 1	0	in the I/O area (P area) in the extended I/O area (Q area)		
ABIT : KY x,y	x =0 to 255		interrupt service OB is called on every change in the in- rupt bit		
	y =0 to 7	goe	interrupt service OB is called only when the interrupt bit es from 0 to 1 t bit assigned in I/O byte 0 as set on switchbank S1		

Note

Interrupt servicing is not disabled in the configuring FBs. You must therefore ensure the noninterruptibility of the configuring FBs in the S5-115U and S5-135U (when interrupt servicing after each statement has been specified) and in the S5-155U (155U mode) by writing the STEP 5 program accordingly. Interrupt servicing is already disabled in the restart OBs.

The effects of configuring on the cycle time Because of the increase in the module firmware's cycle time for configuring of a channel, the STEP 5 program must be written in such a way that the other channel is in a safe wait state while a configuring FB is executing.

Technical Specifications

Block number	: 171
Block name	: STRU. DOS

PLC	Library number	Call length/ Block length	CPU	Processin	g time ¹
S5-115U	P71200-S 5171-D-2	9 words/ 814 words	941-7UA 942-7UA 943-7UA 944-7UA 941-7UB 942-7UB 943-7UB 944-7UB	approx. approx. approx. approx. approx. approx.	72 ms 46 ms 30 ms 13 ms 27 ms 11.5
S5-135U/ S5-135U	P71200-S 9171-D-2	10 words/ 1248 words	922 from A9 928-3UA 928-3UB	approx. approx. approx.	25 ms 18 ms 11 ms
S5-150U	P71200-S 4171-D-1	11 words/ 1256 words		approx.	12 ms
S5-155U	P71200-S 6171-B-1	11 words/ 1302 words	946-3UA/ 947-3UA	approx.	11 ms

Nesting depth	: 0
Subordinate blocks	: none
Assignments in data area	: data block specified with DBNR parameter up to and including DW 35
Assignments in flag area	: MB 240 to 255
System statements	: yes

¹ The specified processing times are for an FB call following an IP 240 firmware cycle without data interchange.

8.3.2 Control Function Block

FB 172 (STEU.DOS) Control function block for counting.

Functional description

The control function block first verifies whether the addressed channel has been configured for counting mode. Depending on the parameters assigned to the function block, certain data areas are transferred from the data block to the IP 240, or updated in the DB by reading them from the IP 240.

The following functions are possible:

- Reading the actual value, final value and status bits
- Writing the control statements (control bits)
- Reading the interrupt request bytes
- Writing the initial count value

Communications and parameter assignment errors are flagged in the PAFE byte and described in detail in data words DW 8 to 10 and DW 13. The specified function is not executed in the event of an error.

Function block call

The control FB is usually called in the cyclic program and in the interrupt service organization blocks.




 Table 8-2.
 Parameters for Control FB 172

Name	Para- meter type	Data type	Description
DBNR	D	KF	Data block number
FKT	D	KF	Function number
PAFE	Q	BY	Error identifier byte

Parameter assignments

DBNR: KF	3 - 255	Number of the data block created
FKT : KF	1 2 3 4	Read actual value, final value and status bits Write control statements (control bits) Read interrupt request bytes Write initial count value
PAFE : QB	5	Flag byte or output bytes (0 to 239) in which any errors are flagged (Section 6.4)

I	Note
c	n the standard function blocks, scratch flags and system data areas are used for data interchange with the IP 240 (Technical Specifications for the FBs). You must
•	routines for the S5-115U and S5-135U (when interrupt servicing after each statement is enabled) and for the S5-155U (155U mode) and reload them at the end of these routines.

Technical Specifications

Block number: 172Block name: STEU. DOS

PLC	Library number	Call length/ Block length	CPU	Function		ssing ti 2	ime 3	4
S5-115U	P71200-S 5172-D-2	5 words / 680 words	941-7UA 942-7UA 943-7UA 944-7UA 941-7UB 942-7UB 943-7UB 944-7UB	approx. approx. approx. approx. } approx.	38 20 12.5 2.8 11 2.1	18 10.5 6.2 2.5 6.0 1.6	24 13 8.2 2.6 7.4	24 ms 13 ms 7.0ms 2.7ms 6.0ms 2.2ms
S5-135U/ S5-155U	P71200-S 9172-D-2	5 words/ 1110 Worte	922 from A9 928-3UA 928-3UB	approx. approx. approx.	10 6.0 2.2	6.0 3.5 1.8	7.6 4.2 1.9	7.0ms 4.2ms 2.0ms
S5-150U	P71200-S 4172-D-1	5 words/ 1054 words		approx.	1.9	1.2	1.4	1.6ms
S5-155U	P71200-S 6172-B-1	5 words/ 1311 words	946-3UA/ 947-3UA	approx.	2.2	1.6	2.0	1.8ms

Nesting depth	: 0	
Subordinate blocks	: S5-115U	OB160 (only CPUs7UB)
	S5-135U	OB122
	S5-155U	OB91, OB122
Assignments in data area	: data block s including D\	pecified with DBNR parameter up to and W 35
Assignments in flag area	: MB 240 to 2	55
System statements	: yes	

¹ The specified processing times are for an FB call following an IP 240 firmware cycle without data interchange. Note that

• following reading out of data from the IP 240, no further data interchange is possible in the current cycle.

• following the writing of new data to the IP 240, no further data interchange is possible in the current or in the next cycle.

8.3.3 Contents of the Data Block

The data block to be created must have least 36 words (DW0 to DW 35). The number of the selected data block must be entered under parameter DBNR when calling an FB.

· · · · · · · · · · · · · · · · · · ·	
DW 0	
DW 1	Machine-readable
DW 2	product code
DW 3	of module
DW 4	Version of the
DW 5	module firmware
DW 6	
DW 7	Version of the
	module hardware
DW 8	Error messages for
DW 9	hardware and
DW 10	communications errors
DW 11	
DW 12	
DW 13	Error message for para-
	meter assignment errors
DW 14	
DW 15	
DW 16	
DW 17	Control bits
DW 18	Status bits
DW 19	
DW 20	Interrupt request bytes
	for Channel 1
DW 21	Interrupt request bytes
	for Channel 2
DW 22	
	000000000000000000000000000000000000000
DW 23	Bits for configured mode
	and DB number
DW 24	
DW 25	
DW 26	<u> Sisisisisisisisisisisi</u>
DW 27	Status bits for final value
DW 28	Final value in binary

DW	29	
DW	30	Actual value
DW	31	in BCD
DW	32	Actual value
DW	33	in binary
DW	34	Initial count
DW	35	

This data can be transferred from the DB to the IP 240 and must be adapted in the DB beforehand.

If you wish to read the current values in the appropriate data areas, you must call the control FB and parameterize Read function 1 or 3.



This data is specified by the parameters assigned to the configuring FB or is transferred from the IP 240 to the DB when the module is configured.



These data words are used internally, and may not be modified.

Control bits

Data byte	7	1	5	В 4	a 3	2	*************************	0
DL 17	AMSK	0	0	0	0	0	DA1F	DA1S
DR 17	0	0	0	STRT	0	0	0	0

AMSK =1 All process interrupts for the channel are masked, i.e. lost

=0 Process interrupts enabled

DA1F DA1S

0	0	Digital output D1 is reset	
0	1	Digital output D1 is set and reset on a mode-dependent ba	sis
1	1	Digital output D1 is set irrespective of the actual value	
STR	T =1	Enable a count (effective only	

• • • • •		(************
=0	Stop a count	when EXT=0)

Status bits

Data byte	7	6	5	E 4		2	1	0
DL 18	0	DA1	0	0	0	0	0	0
DR 18	0	0	AKTV	TRIG	0	0	0	0
DL 19	0	0	0	0	0	0	REF2	REF1
DR 19	0	0	0	0	0	0	UEBL	SG

- DA1 =1 Digital output D1 is set
 - =0 Digital output D1 is not set
- AKTV =1 Count has been enabled =0 Count has not been enabled
- TRIG =1 Counting has started (first counting pulse acquired)
- REF1 =1 Actual value has reached "0" =0 Actual value has not yet reached "0"
- REF2 =1 The last count was terminated with a negative GATE edge and the final value stored
- UEBL =1 Negative actual value range violation (actual value < 9, 999)
- SG =1 Actual value specified in DW 31 and DW 33 is negative
 - =0 Actual value specified in DW 31 and DW 33 is positive

Interrupt request bytes for channel 1 and channel 2

Data byte	7	6	5		Sit 3	2	1	0	
DL 20	0	0	0	0	0	0	RF 2	RF 1	Channel 1
DR 20	0	0	0	0	0	UBS	0	UEB	Channel 1
DL 21	0	0	0	0	0	0	RF2	RF1	Channel 2
DR 21	0	0	0	0	0	UBS	0	UEB	Channel 2

- RF1 =1 Process interrupt was triggered by a positive-going edge of reference bit REF1 ("0" reached)
- RF2 =1 Process interrupt was triggered by a positive-going edge of reference bit REF2 (last count terminated and final value stored)
- UEB =1 Process interrupt was triggered by a positive-going edge of status bit UEBL (count out of range)
- UBS =1 Process interrupt was triggered by a positive-going edge UEBS (last count terminated and final value stored)

Bits for the configured mode and data block number

Data byte		6	5	4	m 3	2	1	0	
DL 23	0	0	0	0	0	0	1	0	DB No.
DR 23	2 ⁷	2 ⁶	2 ⁵	2 ⁴	2 ³	2 ²	2 ¹	2 ⁰	

After error-free configuring of the channel, a bit combination corresponding to the mode is entered in DL 23.

DL 23=02_H Channel has been configured for counting mode

DR 23= No. of the data block, in binary, specified during configuring

Status bits for the final value and final value in binary

Data byte	7	6	5	E 4	Sit 3	2	1	0	
DL 27	0	0	0	0	0	0	0	0	
DR 27	0	0	0	0	0	UEBS	UEBE	SGF	
DL 28	0	0	2 ¹³	212	211	210	2 ⁹	2 ⁸	Final
DR 28	27	26	2 ⁵	24	2 ³	22	21	20	value

SGF =1 The final value specified in DW 28 is negative

=0 The final value specified in DW 28 is positive

- UEBE =1 Actual value exceeds negative range (final value < 9 999)
- UEBS =1 Old value was overwritten without being read
- DW 28 : Final value in binary; the specified value is the absolute final value

Actual value

The specified value is an absolute value. The sign (SG) is indicated in the status area (DW 19).

Actual value in BCD

Data byte	7	6	5	······	Sit 3	2	1	0
DL 30	0	0	0	0	0	0	0	0
DR 30	0	0	0	0	0	0	0	0
DL 30 DR 30 DL 31 DR 31	10 ³					1	0 ²	
DR 31		1	01			1	00	

Actual value in binary

Data byte	7	6	5	E 4	Bit 3	2	1	0
DL 32	0	0	0	0	0	0	0	0
DR 32	0	0	0	0	0	0	0	0
DL 33	0	0	213	212	211	210	2 ⁹	2 ⁸
DR 33	27	26	2 ⁵	24	2 ³	22	21	2 ⁰

Initial count (ANF)

Data byte	7	6	5	E 4	Bit 3	2	1	0
DL 34	0	0	0	0	0	0	0	0
DR 34	0	0	0	0	0	0	0	0
DL 34 DR 34 DL 35 DR 35	10 ³					1	02	
DR 35	10 ¹					1	00	

Permissible range: 0 to 9,999

8.4 Example for Counting: Fast Filling with Loose Material


The throughput in filling with loose material is measured using a pulse encoder. This encoder drives the counter on the IP 240 directly.


When the specified setpoint is reached, the valve is closed by the IP 240 hardware.

- Digital output 1 of the first channel on the IP 240 closes an auxiliary relay.
- The auxiliary relay's NC contact is connected in series to a normal CPU digital output (Q4.0).
- Starting with the valve closed, the procedure is as follows:
- 1. The user enters the required amount of loose material in DW 34/35 (initial count value) of the DB 14.
- 2. When the pushbutton "START FILL" (I 5.3) is pressed, the proportioning procedure is activated, shown by the "FILLING" indicator (Q4.1).
- 3. When 0 is reached, the IP 240 closes on the auxiliary relay, thus opening the output "OPEN VALVE" (Q.4.0). The valve can close.
- 4. The state of the counter is only read after a delay (5 s) so that the valve has time to close properly before the final count is read by the IP. The value is then kept in DD 30 or DD 32 of DB 14 until a new proportioning procedure is activated.
- 5. When the "FILLING" indicator goes out, filling can be reactivated by pressing "START FILL".

A proportioning procedure can only be interrupted by pressing "EMERG STOP". If filling is to be resumed where it was interrupted, the actual value in DB 14 must be entered in DD 34 as the initial count value and "START FILL" pressed. Otherwise filling would start from the beginning when "START FILL" is pressed. As long as "EMERG STOP" is pressed, the "FILLING" indicator flashes slowly.

If "FILLING" flashes fast, this indicates a parameter assignment error in the STEP 5 program. The system can only be restarted after a PLC cold restart or by resetting the "GROUPPAFE" flag (F 11.0) reset.





Inputs, outputs, flags, timers and counters used

OPERAND	SYMBOL	COMMENT
I 5.2 I 5.3	EMERG STOP START FILL	PUSHBUTTON TO ACTIVATE PROPORTIONING PROCEDURE
Q 4.0	OPEN VALVE	OUTPUT TO OPEN THE VALVE
Q 4.1	FILLING	INDICATOR, LIT DURING PROPORTIONING
FY 8	AUX BYTE	SCRATCH FLAG BYTE IN IP240 PROGRAM
F 10.0	FILL ACTIV	AUX FLAG: PROPORTIONING PROCEDURE STARTED
F 11.0	GROUPPAFE	GROUP SIGNAL FROM ALL FB171/172
T 1	BLINKER) TO GENERATE FLASHING FREQUENCY
C 1	CONVERT)
т 2	DELAY	DELAY UNTIL VALVE IS CLOSED

DB14

DBIT		
0:	KH = 0000;	
1:	KS =' ';	MACHINE-READABLE PRODUCT CODE OF THE MODULE
4:	S =' ';	FIRMWARE VERSION
7:	KS =' ';	HARDWARE VERSION
8:	KH = 0000;	ERROR FLAGS FOR
9:	KH = 0000;	HARDWARE AND
10:	KH = 0000;	COMMUNICATIONS ERRORS
11:	KH = 8001;	
12:	KH = 0000;	
13:	KH = 0000;	PAFE BITS
14:	KH = 0001;	
15:	KH = 0000;	
16:	KH = 0008;	
17:	KM = 0000000100010000;	CONTROL BITS
18:	KM = 000000000100000;	STATUS BITS
19:	KM = 00000000000000;	STATUS BITS
20:	KM = 00000000000000;	INTERRUPT REQUEST BYTES CHANNEL1
21:	KM = 000000000000000;	INTERRUPT REQUEST BYTES CHANNEL2
22:	KH = 0000;	
23:	KY = 002,014;	MODE AND DB NUMBER
24:	KH = 0000;	
25:	KH = 0000;	
26:	KH = 0000;	
27:	KH = 0000;	
28:	KH = 0000;	
29:	KH = 0000;	
30:	KH = 0000;	ACTUAL VALUE IN BCD CODE
31:		
32:		ACTUAL VALUE IN BINARY CODE
33:		
34:	KH = 0000;	INITIAL COUNT VALUE
35:	KH = 0040;	
36:	KS ='END';	FREE FOR USER FROM DW36 ON
38:		

LEN=43

DB20

0:	KH =	0000;
1:	KH =	0000;
2:	KH =	0000;
3:	KH =	0000;
4:	KH =	0000;
5:	KH =	0000;
6:	KH =	0000;
7:	KH =	0000;
8:	KH =	0000;
9:	KH =	0000;
10:	KH =	0000;
11:	KH =	0000;
12:	KH =	0000;
13:	KH =	0000;
14:	KH =	0000;
15:	KH =	0000;
16:	KH =	0000;
17:	KH =	0000;
18:	KH =	0000;
19:	KH =	0000;
20:	KH =	0000;
21:	KH =	0000;
22:	KH =	0000;
23:	KH =	0000;
24:	KH =	0000;
25:	KH =	0000;
26:	KH =	0000;
27:	KH =	0000;
28:	KF =	+00000;
29:	KF =	+00000;
30:		

LEN=35

DATA WORD POINTER FLAG WORD POINTER

Reset auxiliary flags Configure IP 240 (FB 171) FB41 cyclic program Begin Depending on cause Q "FILLING" EMERG STOP yes flashes fast or slowly or GROUPPAFE Reset F "FILL ACTIV" no yes F "FILL ACTIV" set? no no I "START FILL" pressed? yes Transfer initial count value (FB 172/FKT 4) Set and transfer DIG1S and STRT (FB 172/FKT 2) Set Q "OPEN VALVE", Q "FILLING" and F "FILL ACTIV" yes REF 1 set? (FB 172/FKT 1) no Reset Q "OPEN VALVE" Activate T2 T 2 time out no (5 s)? yes Read final count value (FB 172/FKT 1) Reset control bit STRT (FB 172/FKT 2) Reset Q "FILLING" if F "FILL ACTIV"="1" Reset F "FILL ACTIV" End

OB 1 LEN=8 NETWORK 1 0000 CYCLE 0000 :JU FB 41 0001 NAME : IP PROG 0002 BE OB 20 (For S5-115U: OB 21) LEN=9 NETWORK 1 0000 COLD RESTART 0000 : 0001 :JU FB 40 CONFIGURING THE IP 240 0002 NAME :CONFIG 0003 :BE OB 22 LEN=17 NETWORK 1 0000 WARM RESTART AFTER POWER OFF 0000 : 0001 :JU FB 38 SAVE SCRATCHPAD FLAGS (FB200-255) 0002 NAME :FLAG.SAV 0003 DBNR : DB 20 0004 : 0005 :JU FB 40 CONFIGURING THE IP 240 0006 NAME :CONFIG : 0007 8000 :JU FB 39 RELOAD SCRATCH FLAGS 0009 NAME :LOAD FLG 000A DBNR : DB 20 000B BE

FB 38 and FB 39 are not required in the S5-115U or S5-155U, or in the S5-135U when "automatic cold restart after power on" is set in DX0.

FB	38

LAE=39

NETWORK 1 0000 SAVE FLAGS

FB 38 SAVES FLAG WORDS 200 TO 254 TO A SPECIFIED DATA BLOCK. THE DATA BLOCK MUST COMPRISE AT LEAST 30 DATA WORDS (DW0 TO DW29).

NAME :FLAG.SAV BEZ :DBNR I/Q/D/B/T/C: B

0008	:В	=DBNR
0009	:***	

NETWORK 2	(000	7
000A	:L		+200
000C	:т	DW	29
000D	гL	KF	+0
000F	:т	DW	28
0010 M001	:в	DW	29
0011	۲	MW	0
0012	:В	DW	28
0013	:т	DW	0
0014	۲	DW	29
0015	:ADD	KF	+2
0017	:т	DW	29
0018	:Г	DW	28
0019	:ADD	KF	+1
001B	:т	DW	28
001C	:Γ	KF	+254
001E	:Г	DW	29
001F	:>=F		
0020	:JC	-M(01
0020	.00	-1.10	

FB 39		LEN=37
NETWORK 1	0000 WRITE FLAGS	
TO THE FL (DW0 TO D NAME :LOA		
0008 0009	:B =DBNR :***	
NETWORK 2		
A000	L KF +0	INITIALIZE THE POINTERS
000C	T DW 28	DATA WORD POINTER
000D 000F	:L KF +200 :T DW 29	FLAG WORD POINTER
0010 M001		FLAG WORD POINTER
0011	:L DW 0	
0012	:DO DW 29	
0013	T FW 0	
0014	:L DW 28	INCREMENT THE POINTERS
0015	:ADD BF +1	
0016	:T DW 28	
0017	:L DW 29	
0018	:ADD BF +2	
0019	:T DW 29	
001A	:L KF +254	ALL FLAG WORDS UP TO
001C	:L DW 29	AND INCLUDING FW254
001D	:>=F	RELOADED ?
001E	:JC =M001	
001F	:BE	

FB 40

LEN=31

NETWORK 1 0000 CONFIGURING THE IP240 CHANNEL 1

CHANNEL 1 OF THE IP 240 IS CONFIGURED IN COUNTING MODE. DIGITAL OUTPUT 1 AND THE INTERNAL GATE CONTROL ARE ENABLED. THE CONTROL BITS ARE ALSO INITIALIZED AND TRANSFERRED.

NAME :CONFIG

0005	:JU FB 171		
0006 NAME	:STRU.DOS		
0007 BGAD	: KF +128		MODULE ADDRESS OF THE IP 240
0008 KANR	: KF +1		CHANNEL NUMBER
0009 DBNR	: KF +14		DATA BLOCK 14 => CHANNEL 1
000A DIG	: KH 0001		ENABLE THE DIGITAL OUTPUT
000B PRA	: KH 0000		NO PROCESS INTERRUPTS
000C EXT	: KH 0000		INTERNAL GATE CONTROL
000D PAFE	: FY 8	-AUX BYTE	ERROR BYTE
000E BER	: KF +0		I/O AND E I/O AREA (NOT FOR 115U)
000F ABIT	: KY 1,0		SYSTEM DATA RS0 IS NOT
0010	:		AFFECTED WHEN
0011	:		FB172/FCT3 IS INVOKED (ONLY FOR 150U)
0012	:L KB 0		
0013	:L FY 8	-AUX BYTE	SCAN FOR ERROR FLAG
0014	:> <f< td=""><td></td><td></td></f<>		
0015	:S F 11.0	-GROUPPAFE	GROUP SIGNAL FOR PAFE
0016	:		
0017	:A F 10.0	-FILL ACTIV	RESET AUXILIARY FLAGS
0018	R F 10.0	-FILL ACTIV	
0019	BE		

 FY
 8
 = AUX BYTE

 F
 11.0
 = GROUPPAFE

 F
 10.0
 = FILL ACTIV

SCRATCH FLAG BYTE IN THE IP 240 PROGRAM GROUP SIGNAL FROM ALL FB171/172 AUX. FLAG: DPODORTIONING CTARTS AUX. FLAG: PROPORTIONING STARTED

FB 41			LEN=111
NETWORK 1	0000	ORGANIZATION BLOCK	G FOR CHANNEL1
FB41 CONTAINS	THE PROGRAM	M FOR CHANNEL 1 OF THE	E IP 240 IN COUNTING MODE.
NAME : IP PROG			
	F 11.0	-GROUPPAFE -EMERG STOP	
	=CYCL	-EMERG SIOP	
0008 :R		-FILL-ACTIV	RESET THE AUXILIARY FLAGS
	т 1		GENERATE FLASHING
000A :L	KT 005.0		OF 0.5 HZ FOR EMERG OFF
000C :SR	т 1	-BLINK	INDICATOR AND ROUTE TO
		-CONVERT	"FILLING" INDICATOR
000E :L		-CONVERT	
000F :T		-AUX BYTE	
0010 :A 0011 :R		-CONVERT	
0011 :R 0012 :A		-CONVERT	
		-EMERG STOP	
0014 :0			
0015 :A	F 8.1		
0016 :A	F 11.0	-GROUPPAFE	
0017 :=		-FILLLING	
	=OFFP		
0019 CYCL :A 001A :JC	F 10.0 =SCAN	-FILL ACTIV	
		-START FILL	
001C :R			
	=END		
001E :JU	FB 172		START OF FILLING PROCEDURE
001F NAME :STE	EU.DOS		
0020 DBNR :			
	KF +4		TRANSFER INITIAL COUNT
0022 PAFE : 0023 :L		-AUX BYTE	
0023 :L 0024 :L		-AIIX BYTE	
0025 :><		nom bill	
0026 :s	F 11.0	-GROUPPAFE	
0027 :A	DB 14		
0028 :L	KH 0110		SET DIG1S AND STRT
002A :T			
	FB 172		
002C NAME :STE 002D DBNR :			
	KF +2		TRANSFER CONTROL STATEMENT
		-AUX BYTE	
0030 :L	кв 0		
0031 :L	FY 8	-AUX BYTE	
0032 :> <h< td=""><td></td><td></td><td></td></h<>			
0033 :S		-GROUPPAFE	
		-FILL ACTIV	
0035 :S 0036 :S		-FILL ACTIV -OPEN VALVE	
0036 :S 0037 :S	Q 4.0 Q 4.1		
0038 SCAN :	~	1 100100	SCAN FOR ZERO CROSSING
0039 :JU	FB 172		
003A NAME :STE	EU.DOS		
003B DBNR :			
003C FKT :			READ ACTUAL VAUE AND STATUS BITS
003D PAFE :		-AUX BYTE	
003E :L	KB U		

FB 41			LEN=111
003F 0040	:L FY 8 :> <f< td=""><td>-AUX BYTE</td><td></td></f<>	-AUX BYTE	
0041	:S F 11.0	-GROUPPAFE	
0042	:C DB 14		
0043	:L DL 19		REF1
0044	:L KB 1		
0045	:AW		
0046	:JZ =END		
0047 OFFP	~	-OPEN VALVE	
0048	~	-OPEN VALVE	FINAL COUNT VALUE AFTER 5 SEC
0049	:L KT 050.1		
004B	SET 2	-DELAY	
004C	:A T 2	-DELAY	
004D	:JC =END		
004E	:A T 2	-DELAY	ACTIVATE TIMER 2 WITH RLO 0
004F	SET 2	-DELAY	TO RESET IT
0050	JU FB 172		
0051 NAME 0052 DBNR	STEU.DOS		
0052 DBNR 0053 FKT			
0053 FKI 0054 PAFE		-AUX BYTE	READ ACTUAL VALUE AND STATUS BITS
0054 FAFE	L KB 0	AUX BIIL	
0056	L FY 8	-AUX BYTE	
	:> <f< td=""><td>non biib</td><td></td></f<>	non biib	
0058		-GROUPPAFE	
0059	:C DB 14		
005A	:L KH 0100		RESET CONTROL BIT STRT
005C	:T DW 17		(DIG1S REMAINS "1")
005D	:JU FB 172		
005E NAME	:STEU.DOS		
005F DBNR	: KF +14		
0060 FKT	: KF +2		TRANSFER CONTROL STATEMENTS
0061 PAFE	: FB 8	-AUX BYTE	
0062	:L KB O		
0063	:L FY 8	-AUX BYTE	
0064	:> <f< td=""><td></td><td></td></f<>		
0065		-GROUPPAFE	
0066	:A F 10.0		
0067	R Q 4.1		
0068	R F 10.0	-FILL ACTIV	
0069 END	BE		
F 11.0 =	= GROUPPAFE		GROUP SIGNAL FROM ALL FB171/172
I 5.2 =	= EMERG STOP		
F 10.0 =	= FILL ACTIV		AUXILIARY FLAG: PROPORTIONING STARTED
т 1 :	= BLINK) FOR GENERATING A BLINK FREQUENCY
C 1 =	= CONVERT)
FY 8 =	= AUX BYTE		SCRATCH FLAG BYTE IN IP240 PROGRAM
	= FILLING		INDICATOR, LIT DURING PROPORTIONING
	= FILL START		PUSHBUTTON TO ACTIVATE PROPORTIONING
	= OPEN VALVE		OUTPUT FOR OPENING THE VALVE
т 2 =	= DELAY		DELAY UNTIL VALVE IS CLOSED

FB 171

LEN=38

NETWO	DRK 1	0000			
NAME	:STRU.DC	DS			
BEZ	:BGAD	I/Q/D/B/T/C:	D	KM/KH/KY/KC/KF/KT/KS/KG:	KF
BEZ	:KANR	I/Q/D/B/T/C:	D	KM/KH/KY/KC/KF/KT/KS/KG:	KF
BEZ	:DBNR	I/Q/D/B/T/C:	D	KM/KH/KY/KC/KF/KT/KS/KG:	KF
BEZ	:DIG	I/Q/D/B/T/C:	D	KM/KH/KY/KC/KF/KT/KS/KG:	KH
BEZ	:PRA	I/Q/D/B/T/C:	D	KM/KH/KY/KC/KF/KT/KS/KG:	KH
BEZ	:EXT	I/Q/D/B/T/C:	D	KM/KH/KY/KC/KF/KT/KS/KG:	KH
BEZ	:PAFE	I/Q/D/B/T/C:	А	BI/BY/W/D: BY	
BEZ	BER	I/Q/D/B/T/C:	D	KM/KH/KY/KC/KF/KT/KS/KG:	KF
BEZ	:ABIT	I/Q/D/B/T/C:	D	KM/KH/KY/KC/KF/KT/KS/KG:	KΥ

0020 :BE

FB 172

LEN=20

NETWORK 1 0	000			
NAME :STEU.DOS				
BEZ :DBNR	I/Q/D/B/T/C:	D	KM/KH/KY/KC/KF/KT/KS/KG:	KF
BEZ :FKT	I/Q/D/B/T/C:	D	KM/KH/KY/KC/KF/KT/KS/KG:	KF
BEZ :PAFE	I/Q/D/B/T/C:	А	BI/BY/W/D: BY	

000E :BE

- 1 System Overview
- 2 Module Description and Accessories
- 3 Addressing
- 4 Hardware Installation
- 5 Operation
- 6 Functional Description
- 7 Position Decoding
- 8 Counting

9 IP 252 Expansion

9.1	Speed Measurement with the IP 252; DRS Controller Structure 9 -	1
9.2	Data Interchange between S5 CPU IP 240 IP 252 9 -	3
9.3	Configuring9	4
9.4	Initializing the Configuring Function Block and Data Block Contents	5
9.4.1	Configuring Function Block	5
9.4.2	Data Block Contents9	

- 10 Positioning
- 11 Direct Data Interchange with the IP 240
- 12 Response Times
- 13 Encoder Signals
- 14 Error Messages

Figur	res			
9-1.	Speed Measurement with the IP 252 Closed-Loop Control Module	9	-	1
9-2.	Actual Speed Measurement via the IP 240 Module	9	-	2
9-3.	Assignment of IP 240 Modules to IP 252 Modules	9	-	2
9-4.	Data Interchange between S5-CPU - IP 240 - IP 252	9	-	3
9-5.	Configuring the Modules	.9.	-	4
Table	÷\$			
9-1.	Parameters of Configuring FB 173	.9.	-	5

9 IP 252 Expansion

When the IP 240 is used with the IP 252 closed-loop control module, control lines, which are only implemented in the S5-115U programmable controller with a PS 7A/15A power supply, are required to coordinate direct data exchange between the modules.

The following explanations for this special mode therefore relate only to the S5-115U programmable controller.

9.1 Speed Measurement with the IP 252; DRS Controller Structure

The IP 252 high-speed closed-loop control module has eight separate control loops which can be provided with actual values via their own analog inputs. Only one input is provided on the module for connecting incremental encoders.




Fig. 9-1. Speed Measurement with the IP 252 Closed-Loop Control Module

N	ote
Th	e IP 240 can only be connected to the IP 252
•	if an IP 252 with machine-readable product code 6ES5-3AA13, version A04 or newer, is used,
•	if the IP 252 is equipped with an 6ES5 374-0AB11 submodule,
•	if the COM REG IP 252 software package beginning release A05 or COM REC GRAPHIC IP 252 is used.
lf y	ou are using a CPU 944, you require MLFB 6ES5 944-7UA12 or -7UA22 or newer.

By expanding the IP 252 with IP 240 modules, it is possible to provide two or more control loops with actual values from incremental encoders.

In these cases, the IP 240 operates as a slave module for the IP 252.




Fig. 9-2. Actual Speed Measurement via the IP 240 Module

Note

If two or more IP 252 closed-loop control modules are used in one central controller, both channels on an IP 240 must be assigned to the same IP 252. An IP 240 cannot be accessed by more than one IP 252.

Each channel of an IP 240 can provide only one control loop with data.




Fig. 9-3. Assignment of IP 240 Modules to IP 252 Modules

9.2 Data Interchange between S5 CPU -- IP 240 -- IP 252

During operation, data traffic between the IP 240 and the IP 252 is controlled by the closed-loop control module. CPU access to the backplane bus is prevented during the data interchange.

The following data is stored by the IP 240, on request, in a transfer buffer on the IP 240 which can be read by the IP 252:

- Direction on rotation
- Count
- Interval since the last count
- Wirebreak/short-circuit in the lines of encoders with symmetrical pulse trains.

The closed-loop control module computes the actual speed from the data transferred.

CPU access to the IP 240 is not possible during operation. No control function block is therefore available.

Configuring of the IP 240 takes place as for the other modes during execution of restart blocks OB21 and OB22.




Fig. 9-4. Data Interchange between S5 CPU - IP 240 - IP 252

Note

The digital outputs of the IP 240 cannot be driven in IP 252 expansion mode.

9.3 Configuring

When configuring the IP 252 closed-loop control module, YOU must set the configuring switches — for speed measurement so that the actual count is interrogated by the IP 240. Furthermore, during initialization the I/O address and the assigned channel of the IP 240 must also be specified.

The IP 240 is configured by calling function block FB 173 in restart organization blocks OB21 and OB22. In this mode, both channels are configured simultaneously; a second mode on the IP 240 is therefore not possible.




Fig. 9-5. Configuring the Modules

Note

In IP 252 expansion mode, the input signals are processed as for position decoding. See Chapter 13 for information on encoder signals and Section 7.2.1 for information on the direction of rotation (direction of counting).

9.4 Initializing the Configuring Function Block and Data Block Contents

9.4.1 Configuring Function Block

FB 173 (STRU. 252) Configuring the module in the IP 252 expansion mode

Functional description

The configuring function block first checks the parameters and then transfers the general module data (machine-readable product code of the module, firmware and hardware version) from the IP to the specified data block. It then checks its compatibility with the firmware version and transfers the error flags from the restart check (Section 6.3) to the data block.

The configuring data (parameter entries in FB 173) are then transferred to the IP.

After error-free configuration and parameter assignment, the identifier of the configured mode is entered in DW 23.

Hardware, communications and parameter assignment errors are flagged in the PAFE byte and described in detail in data words DW 8 to 10 and DW 13. If an error is detected, the module is not configured.

Function block call

The configuring function block is usually called in the restart organization blocks.

STL	LAD/CSF
: JU FB 173 NAME : STRU. 252 BGAD : KF DBNR : KF PAFE : QB	FB 173 BGAD DBNR PAFE QB

Table 9-1. Parameters of Configuring FB 173

Name	Para- meter type	Data type	Description
BGAD	D	KF	Module starting address
DBNR	D	KF	Data block number
PAFE	Q	ΒY	Error byte

Parameter assignments

- BGAD : KF 128 to 240 Starting address of the module in the I/O area, divisible by 16
- DBNR : KF 3 to 255 Number of the data block created
- PAFE : QB Flag byte or output byte (0 to 239) in which any errors are flagged (Section 6.4)

Note

Interrupt servicing is not disabled in the configuring FBs. You must therefore write your STEP 5 program in such a way that the configuring FB cannot be interrupted. Interrupt servicing is disabled in the restart OBs.

Technical Specifications

Block number	: 173
Block name	: STRU. 252

AG	Library number	Call length/ Block length	CPU	Processing time ¹
S5-115U	P71200-S 5173-D-2	5 words/ 562 words	941-7UA 942-7UA 943-7UA 944-7UA	approx. 64 ms approx. 45 ms approx. 30 ms approx. 17 ms
			941-7UB 942-7UB 943-7UB 944-7UB	<pre>approx. 29 ms approx. 16 ms</pre>

Nesting depth	: 0
Subordinate blocks	: none
Assignment in data area	: at data block specified with DBNR parameter up to and including DW 24
Assignment in flag area	: MB 240 to 255
System statements:	yes

¹ The specified processing times are for an FB call following an IP 240 firmware cycle without data interchange.

9.4.2 Data Block Contents

The data block to be created must have at least 25 words (DW 0=to DW 24). The number of the selected data block must be entered under parameter DBNR when the FB is called.

DW	0	
DW	1	Machine-readable
DW	2	product code
DW	3	of the module
DW	4	Version of the
DW	5	module firmware
DW	6	
DW	7	Version of the
		module hardware
DW	8	Error messages for
DW	9	hardware and
DW	10	communications errors
DW	11	
DW	12	
DW	13	Error message for param-
		eter assignment errors

DW 14	
DW 15	
DW 16	
DW 17	
DW 18	
DW 19	
DW 20	
DW 21	
DW 22	
DW 23	Identifier of the confi-
	gured mode and DB no.
DW 24	

This data is specified by the parameters assigned to the configuring FB or transferred from the IP 240 to the DB when configuring the module.

These data words are used internally and may not be modified.

		1		E	3it			l	
DL 23	0	0	0	0	0	0	1	1	DBNR
DR 23	2 ⁷	2 ⁶	2 ⁵	2 ⁴	2 ³	2 ²	2 ¹	2 ⁰	

Identifier of the configured mode and DB no.

After error-free configuring of the module, a bit combination corresponding to the mode is entered in DL 23.

DL 23 = 03 _H	Both channels have been configured in the IP 252 expansion mode
DR 23	Number of the data block, in binary, specified during configuring

- 1 System Overview
- 2 Module Description and Accessories
- 3 Addressing
- 4 Hardware Installation
- 5 Operation
- 6 Functional Description
- 7 Position Decoding
- 8 Counting
- 9 IP 252 Expansion

10	Positioning					
	10.1 10.1.1 10.1.2	Application and Functional Description10-1Application10-1Functional Description10-2				
	10.2	Configuring the IP's Performance Characteristics				
	10.3 10.3.1 10.3.2	Numerical Representation .10 - 10 Specifying the Numerical Representation (BCD) .10 - 11 Data in the Data Block and in the Transfer Buffer .10 - 12				
	10.4 10.4.1 10.4.2 10.4.3	Axis Types10-14Linear Axis10-14Rotary Axis10-15Specifying the Axis Type and the Final Value for the10-16Rotary Axis (RUND)10-16				
	10.5 10.5.1 10.5.2 10.5.3 10.5.4	Switching the IP Outputs10 - 17Selecting the Switching Performance of the IP Outputs (DAV)10 - 17The IP Outputs Control the Traversing Speed10 - 18The IP Outputs Control the Direction of Travel10 - 18Recommendations for Selecting the Switching Performance10 - 19				
	10.6 10.6.1 10.6.2	Backlash Compensation (LOSE)10 - 21Backlash Compensation during Positioning10 - 21Backlash Compensation during Reference Point Approach10 - 23				
	10.7 10.7.1 10.7.2	Actual Value Generation .10 - 23 Resolution (AFL) .10 - 24 Zero Offset .10 - 26				
	10.8 10.8.1 10.8.2	Position Data for Positions 1 to 254 .10 - 29 Position Value and Position Number .10 - 29 Distance Values of the Switching and Signalling Ranges .10 - 31				
	10.9	Monitoring Signal Acquisition (IMP)				
	10.10	Initializing the Parameters for Interrupt Generation (PRA1, PRA2, ABIT)10 - 35				
	10.11	Error Processing after Configuring				
	10.12	Controlling the IP and Evaluating IP Data				

	10.13	Methods of Synchronization	8
	10.13.1	Reference Point Approach	
	10.13.2	Software-Controlled Synchronization	
	10.13.3	Synchronization with an External Control Signal	
	10.13.4	Transferring Control Bits to Select a Synchronization Mode 10 - 49	9
	10.14	Selecting a Position	0
	10.14.1	Selecting a Stored Position 1 to 254	0
	10.14.2	Selecting Position 0	2
	10.15	Controlling the Digital Outputs during Positioning	4
	10.15.1	o 1	
	10.15.2	Controlling the PLC Outputs	6
	10.16	Reading and Evaluating the Status Information	7
	10.17	Reading the Interrupt Request Bytes	1
	10.18	Modifying the Position Data and the Zero Offset	4
	10.18.1	Modifying the Position Value	
	10.18.2	Changing the Distance Values for Ranges BEE1 to BEE3 10-6	7
	10.18.3	Changing the Zero Offset	8
	10.19	Interrupting Positioning and Skipping of a Position	0
	10.20	Start of Positioning within a BEE Range10 - 70	0
	10.21	Positioning with the IP 240	2
	10.21.1	Positioning with the IP Controlling the Speed	
	10.21.2	Positioning with the IP Controlling the Direction	3
	10.22	Error Processing Following Positioning Control	4
	10.23	Data Block Contents and Initializing the Standard	
		Function Block	
	10.23.1	The Data Block	
	10.23.2	The Configuring Function Block	
	10.23.3	The Control Function Block	0
	10.24	Sample Program for Processing Data Words with a Data Word Number Exceeding 255	4
	10.25	Example: Removing Parts from a Die-Casting Machine 10 - 98	8
11	Direct D	ata Interchange with the IP 240	

12

Response Times Encoder Signals Error Messages 13

14

10-1.Overview of IP 240 Configuring and Synchronization Options10-110-2.Controlled Positioning with Two Speeds10-210-3.Controlled Positioning with the IP 24010-3
10-2. Controlled Positioning with Two Speeds
10-3. Controlled Positioning with the IP 240 10-3
10-4. Setting up a Position
10-5. Status Bits on Approach to Position
10-6. IP Outputs Control the Traverse Speed
10-7. IP Outputs Control the Direction of Travel
10-8. Backlash
10-9. Actual Value-Dependent Interrupt Generation
10-10. Linear Axis
10-11. Rotary Axis
10-12 a: Switching Performance of the IP Outputs when DAV=0
10-12 a:Switching Performance of the IP Outputs when DAV=0
10-13. Switching Performance of the IP Outputs when DAV=2
10-14. Contactor Control of a Three-Phase Motor
10-15. Approaching a Position with Backlash Compensation
10-16. Counting Direction in Positioning Mode
10-17. Actual Value Range and Overrange in Positioning Mode
10-18. Evaluation of the Encoder Pulses
10-19. Relative Zero Offset
10-20. Additive Zero Offset
10-21. Position Setup
10-22. Location of the Reference Point on the Reference Point Approach 10- 39
10-23 a: Switching of the IP Outputs during Reference Point Approach
when DAV=0
10-23 b: Switching of the IP Outputs during Reference Point Approach
when DAV=1
1024. Switching of the IP Outputs during Reference Point Approach
when DAV=2
10-25. Range Bits BEE1 to 2 and Interrupt Bits BE1 to 2 during
Reference Point Approach
10-26. Interrupting a Reference Point Approach with HASY=0 (HAND=0) 10-45
10-27. Interrupting a Reference Point Approach with FREI=0
10-28. Software-Controlled Synchronization
10-29. Synchronization with an External Control Signal at the IN Input 10-48
10-30. Acquisition of the IN Signal during Cyclic Synchronization
10-31. Positioning with the IP 240 Controlling the Speed, without Backlash
Compensation, Axis with Two Speeds and Two Directions of Travel 10-72
10-32. Positioning with the IP 240 Controlling the Direction of Travel, without
Rotary Axis, Axis with One Speed and Two Directions of Travel 10-73
10-33. Positioning a Workpiece to a Specified Position

Tables	
10-1.	Switching IP Digital Outputs D1 and D2
10-2.	Selecting Positions 0 - 254 10- 6
10-3.	Axis Types and Actual Value Ranges
10-4.	Layout of 4-Byte Data Items in the DB and in the Transfer Buffer 10- 12
10-5.	Numerical Representation of 4-Byte Data Items
10-6.	Layout of a 2-Byte Data Item in the DB and in the Transfer Buffer 10-13
10-7.	Numerical Representation of a 2-Byte Data Item
10-8.	Layout of a 1-Byte Data Item in the DB and in the Transfer Buffer 10-13
10-9.	Numerical Representation of a 1-Byte Data Item
10-10.	Numerical Representation of Input and Output Values
10-11.	Recommendations for Selecting the Switching Performance
	of the IP Outputs
10-12.	Example: Traversing Ranges for an Encoder with 2500 Pulses/Revolution 10-25
10-13.	Switching of the IP Outputs and Triggering Interrupts during
10.11	Approach to Position
10-14.	Status Bits with Interrupt Capability and the Associated Interrupt Bits 10-35
10-15.	Contents of Data Words 8 to 10
10-16.	
10-17.	of Control Bits
10-17.	the Control Bits and the Position Number
10-18.	Contents of the DB and the Transfer Buffer for Writing Position 0 10- 53
10-18.	Contents of the DB and the Transfer Buffer for Transferring
10-13.	the Control Bits
10-20.	Contents of the DB and the Transfer Buffer on Reading the
10-20.	Status Information
10-21.	Contents of the DB and the Transfer Buffer on Reading the
10 2 1.	Interrupt Request Bytes
10-22.	Contents of the Data Block and the Transfer Buffer for
	Modifying Position Values 10-65
10-23.	Contents of the Data Block and the Transfer Buffer for
	Changing Distance Value
10-24.	Contents of the Data Block and the Transfer Buffer for Changing
	the Zero Offset
10-25.	IP Responses at the Start of Positioning
10-26.	Contents of the Data Block and the Transfer Buffer on
	Reading Error Flags
10-27.	Contents of the Data Block (DW 0 to DW 821)
10-28.	Parameters for Configuring FB 16710- 86
10-29.	Parameters for Control FB 168
1	

10 Positioning

10.1 Application and Functional Description

10.1.1 Application

In this mode, the IP 240 enables controlled positioning with cut-off points.

Incremental encoders must be used to generate the path-dependent signals. To acquire the encoder signals, the IP 240 is equipped with counter chips which can process encoder signal trains of up to 500 kHz from symmetrical encoders and of up to 50 kHz from asymmetrical encoders. To evaluate the encoder signals, the IP 240 compares the computed actual value with the specified setpoints in every module firmware cycle (the firmware is the IP 240's operating system) and initiates the programmed reactions.

The various configuring and synchronization options make it possible to use the IP 240:

- for positioning tasks in which the IP 240 controls the positioning drive (e.g. control of handling units etc.)
- for control tasks in which actual value-dependent post-processing steps are required (e.g. labeling etc.) and
- for gate-controlled counting of encoder pulses (e.g. length measurement etc.).




Fig. 10-1. Overview of IP 240 Configuring and Synchronization Options

This section includes a brief description of the IP 240's method of operation in "positioning" mode and provides explanations of terms used in subsequent sections.

Configuring the IP, data interchange

The IP 240 is a two-channel module. You can configure one or both channels for "positioning" mode using configuring function block FB 167. The configuring FB is invoked in the restart organization blocks.

After configuring, you can initiate data interchange between the S5 CPU and the IP 240 to read the actual value, the status bits and the interrupt bits, and to specify the new position using control function block FB 168. For special applications, you can also program direct data interchange yourself.

Both standard function blocks require a data block for data interchange. You must generate the data block prior to the first FB call.

Controlled positioning

For controlled positioning, the approach to the position is defined on a time-dependent or pathdependent basis. When the cut-off point is reached, the positioning drive is stopped and the actual value is no longer corrected. Fig. 10-2 illustrates a typical positioning sequence with a motor designed for two speeds:

- Switch on motor, rapid traverse
- Switch to creep speed
- Switch off motor.




Fig. 10-2. Controlled Positioning with Two Speeds

Controlled positioning with the IP 240

In order to control this positioning sequence with the IP 240, the module requires:

- An incremental encoder for generating the path-dependent signals,
- Synchronization of the actual value,
- The position value of the target position and
- The distance of the switching point and the cut-off point from the position value.

The synchronization of the actual value determines the zero point (reference point) of the actual value range. The actual value and the position values relate to this point.

Because the positions can be approached from both directions, the IP 240 computes range BEE1 from the distance of the switching point and range BEE2 from the distance of the cut-off point (Fig. 10-3). The module firmware compares these ranges with the computed actual value. Depending on the result of the setpoint/actual-value comparison:

- Status bits are set and reset,
- Outputs are switched and
- Interrupts are generated on the IP 240.




Fig. 10-3. Controlled Positioning with the IP 240

The IP 240's module firmware can control the traverse speed and the direction of travel directly over the IP's two digital outputs. For positioning with two speeds and from two directions, one of the two functions must be initiated by the IP 240 via status or interrupt signals and controlled via the S5 CPU over two auxiliary digital outputs.

Output active	Vari	IP control ant 1	s the speed Varia		IP control	s the speed
	Rapid traverse	Creep speed	Rapid traverse	Creep speed	Positive direction	Negative direction
IP output D1	•		•		•	
IP output D2		•	•	•		•

Table 10-1. Switching IP Digital Outputs D1 and D2

Configuring and approaching a position

a) Position number and position value

You can store up to 254 positions per channel on the IP 240. Each position has a position number and a position value. You invoke a stored position over the position numer (one byte) and identify the location of the target position in the traverse range over the position value.

To avoid on-loading cyclic operation with additional interchanging of data, the position numbers and the associated position values are initially transferred to the IP 240 when the channel is configured. You can change the position values after configuring.

b) Switching and signalling ranges for a position

During the approach to a target position, the IP 240 monitors the entry into ranges BEE1 and BEE2 in order to be able to control the drive. Overtravel and standstill of the axis after the drive has been switched off, however, must also be considered. You can define a target range (BEE3) for this purpose. The IP 240 signals entry into and exiting of this range via status bits and interrupts.

You must define all three ranges over their distance to the position value. The resulting ranges are symmetrical to the target position.




Fig. 10-4. Setting up a Position

The specified distance values apply for all positions stored on the IP 240. The following must be observed when defining the distance values:

Distance value to range BEE1 distance value to range BEE2 distance value to range BEE3.

c) Approaching a position

To invoke one of the positions 1 to 254 you need only forward the position number to the IP 240. The IP takes the value stored under this position number as the new position value and updates the status bits in accordance with the current actual value.

Each of the BEE ranges (1, 2 and 3) is assigned a status bit, which is

- set to "1" when the actual value is out of range and
- set to "0" when the actual value is in range or at a range limit.

The direction bit (RICH) indicates the direction in which the actual value must be modified in order to reach the target position.

- If RICH=0, traverse must be in a positive direction (ascending actual value).
- If RICH=1, traverse must be in a negative direction (descending actual value).

Note that both IP outputs must be disabled when a position between 1 and 254 is selected. Once the position has been selected, the outputs are set in dependence on the actual value.




Fig. 10-5. Status Bits on Approach to Position


Example: The examples below will help you understand positioning from a positive and from a negative direction:

Position data for the target position to be approached:

Position value for the target position:	1000 increments
Distance value to range BEE1:	300 increments
Distance value to range BEE2:	100 increments
Distance value to range BEE3:	70 increments

- a) Approaching the target position in positive direction. When the position is selected, the axis is at 400 increments. The axis must travel in a positive direction at the rapid traverse rate.
 - When the actual value is 700, the traverse rate is switched to creep speed.
 - When the actual value is 900, the drive is switched off.
 - When the actual value is 930, the target position has been reached.

The IP 240 monitors the actual value range 930 to 1070, and signals exiting of this target range without a new position having been selected.




b) Approaching the target position in negative direction

The axis is at 1600 increments when the position is selected. The axis must travel in the negative direction at the rapid traverse rate.

- When the actual value is 1300, the traverse rate is switched to creep speed.
- When the actual value is 1100, the drive is switched off.
- When the actual value is 1070, the target range has been reached.

The IP 240 monitors the actual value range 1070 to 930, and signals exiting of this target range without a new position having been selected.



Position 0

In addition to positions 1 to 254, you can also use position 0.

Position 0 is not stored on the IP 240. To define this position, you must transfer the new position value to the IP 240. This position can also be selected when the channel's IP outputs are still set. This allows you to intervene in a positioning process that is already in progress.

When position 0 is selected, the IP 240 immediately takes the new position value as setpoint and updates the status bits and the states of the outputs.

Table 10-2. Selecting Positions 0 - 254

Position	Is selected by	Note
0	Transferring the position value	This postion can also be selected when the IP outputs are set.
1 to 254	Transferring the position number	These positions may be selected only when the IP out- puts are disabled.

Axis types and actual value ranges

You can operate the IP 240 with a linear axis (limited traverse range) and a rotary axis (rotary table, endless conveyor belt). The required axis type is specified during configuring.

Axis types	Linear axis	Rotary axis
	Table I I I I -9,999,999 -1 0	9,999,998 0 1
Maximum actual value	-9,999,999 to +9,999,999	0 to 9,999,998

Table 10-3.	Axis Types and	Actual Value Ranges
-------------	----------------	---------------------

For a rotary axis, the IP 240 always chooses the direction so that the target position is reached along the shortest possible path. You can influence the range of the actual position by forwarding a zero offset to the IP.

Switching the IP outputs

The IP 240 is equipped with two digital outputs per channel. When a position has been selected, the IP 240 sets the enabled outputs autonomously and resets or disables them when the switching points are reached.

In order to better adapt the IP 240 to your application, you can specify how the outputs are to be switched when you configure the IP.

a) The IP outputs control the traverse speed

The speed is switched from rapid traverse to creep speed when the BEE1 range is entered. The drive is switched off when the BEE2 range is entered.

You can also specify whether the outputs are to be set separately (Fig. 10-6 a) or collectively (Fig. 10-6 b).




Fig. 10-6. IP Outputs Control the Traverse Speed

- b) The IP outputs control the direction of travel
 - The IP 240 sets one or both outputs in dependence on the required direction of travel.
 - D1 is set if travel in positive direction is required.
 - D2 is set if travel in negative direction is required.

The drive is switched off when the BEE2 range is entered.




Fig. 10-7. IP Outputs Control the Direction of Travel

Two additional PLC digital outputs are required to control a drive with two speeds and two directions. These two outputs must be driven by the S5 CPU in dependence on status bit BEE1 for changing the speed or status bit RICH for controlling the direction.

Backlash compensation

Play in the drive system is referred to as backlash. Each time the direction is reversed, this backlash causes the motor to rotate without changing the position of the axis. If the position encoder is connected to the motor shaft, the result is a reduction in positioning accuracy.




Fig. 10-8. Backlash

To compensate backlash, you can specify that the IP output is to be disabled on a approach to position only when the direction of travel was positive (ascending actual value). If the position was approached in a negative direction, the IP output remains set and the position is "overrun". When the BEE2 range is exited, the output must be reset over the S5 CPU (via embedded commands to the IP 240). The position must then be reselected.

With the same logic, synchronization is attained following an approach to reference point only when the reference point was reached from a positive direction.

Actual value-dependent interrupt generation

During configuring, you specify at which points on an approach to position the IP 250 is to generate interrupts. By reading the interrupt request bytes from the IP 240, you can react appropriately to the cause of the interrupt.

- Interrupts can be generated at the following points:
- On entry into ranges BEE1, BEE2 and BEE3.
- Upon unintentional exiting of range BEE3 (target range exited).
- On exiting range BEE2 (reversal of direction to compensate for backlash possible).




Fig. 10-9. Actual Value-Dependent Interrupt Generation

All interrupts are generated only once per selected position.

Methods of synchronization

Positioning with the IP 240 is possible only following synchronization of the actual value. Three methods of synchronization are available for this purpose.

a) Reference point approach

For reference point approach, you can calibrate the actual value to a fixed reference point in the traverse range with the aid of the incremental encoder's zero mark signal.

To make reference point approach possible, you must connect a preliminary contact switch to the IP 240's IN input.

b) Synchronization with an internal control bit

This method of synchronization is referred to in the following as software-controlled synchronization.

Each time a set control bit is transferred, you can reset the actual value and reactivate the position last selected. Positioning then begins immediately. c) Synchronization with an external control signal

When this method is used, each positive signal edge at the IN input resets the actual value and reactivates the position last selected. Positioning can thus be started in dependence on the IN signal.

This method of synchronization is particularly suitable for length measurement, as the current actual value is stored as final value on a negative signal edge at the IN input.

Note that a complete module firmware cycle may intervene between the presence of the edges and processing of the edge change on the IP 240.

Any of these methods may be used. Each time synchronization takes place, the actual value is set to the value of the last zero offset that was transferred, thus redefining the reference point for the actual value.

10.2 Configuring the IP's Performance Characteristics

Sections 10.3 to 10.10 describe how to program the IP's performance characteristics, and also provide information on

- the data areas that are transferred to the IP 240 during configuring,
- how you must specify this data and
- how the data is evaluated on the IP 240.

To help you find the various configuring parameters easily and quickly, the relevant parameter is shown in parentheses in the section headers.

Standard function block FB 167 must be used to configure the IP 240 for "positioning" mode. As this function block (FB) handles data interchange with the IP via a data block (DB), you must create this data block and enter the data to be transferred before invoking the FB.

You will find

- a summary of the contents of the data block in Section 10.23.1
- a summary of the parameters for FB 167 in Section 10.23.2

10.3 Numerical Representation

When you configure the IP 240, you can decide whether you want to work with binary or BCD numbers.

Binary representation

You can use binary numbers for all data required in positioning mode.

Signed binary numbers may assume positive or negative values. A negative value is represented as two's complement. The signal state of the most significant bit identifies the sign of the number. The sign bit is "0" for a positive and "1" for a negative number. All bit positions not needed to represent the number assume the value of the sign bit. These bits, and the sign bit, are referred to in the following as **sign extension** (SE).

Unsigned binary numbers are interpreted as absolute values, i.e. the most significant bit is also taken as part of the value.

BCD representation

If you require BCD-coded data for the purpose of documentation, definition or post-processing, you may choose this form of representation instead of binary. Position numbers and distance values for position 0, however, **cannot** be represented in BCD.

"1111" is entered in the high-order nibble (half-byte) as the sign (SG) of a negative number. A nibble (also called a half-byte or tetrad) is the term used for the four high-order or the four low-order bits in a byte.

Note

The IP 240 module firmware has to carry out format conversions to write and read BCD-coded data, which on-loads the firmware's cycle for a data interchange (Chapter 12, "Response Times").

The selected form of numerical representation must be taken into account for both data interchange using standard function blocks FB 167 and FB 168 and direct data interchange.

10.3.1 Specifying the Numerical Representation (BCD)

Configuring parameter BCD for FB 167 is used to specify the required form of numerical representation:

NAME		JU FB 167 STRU.POS			
BCD	:	KY x,y	•	Numbers in binary Numbers in BCD	

In order to enable the numerical representation to be matched to the relevant requirements, a distinction was made between two data areas which are assigned as follows to parameters x and y:

x parameter	y parameter
Position values for positions 1 to 254	Position value for position 0
Distance values for positions 1 to 254	Zero offsets
Range limit value for the rotary axis	Actual value
	Final value, (= actual value stored when using "Synchronization with external control signal" as synchronization method)

Note

The position numbers and the distance values for position 0 are always interpreted as unsigned binary numbers. BCD representation is not possible.

10.3.2 Data in the Data Block and in the Transfer Buffer

If the data interchange with the IP 240

- is handled by standard function blocks, you must observe the contents of the data words in the data block when writing and evaluating data.
- is programmed as direct data interchange (Chapter 11), you must observe the contents of the data bytes in the transfer buffer when writing and reading data.

The permissible value ranges of the various items of data determine the number of bytes needed to represent that item of data. Three "lengths" are possible, irrespective of whether the data is forwarded in the data block or in the transfer buffer:

- four bytes
- two bytes
- one byte

The table below shows the general layout of the data in the data block and in the transfer buffer. When data is entered in the data block, entry begins with the nth data word. DL n identifies the lefthand byte and DR n the righthand byte in data word "n".

The contents of the transfer buffer relate to the offset with which the byte is addressed. You can obtain the complete address by adding the offset to the module start address (Chapter 11, "Direct Data Interchange").

• 4-byte data

Four bytes are provided for the following items of data:

- Position values for positions 1 to 254
- Distance values of ranges BEE1 to 3 for positions 1 to 254
- Position value for position 0
- Distance values of ranges BEE1 to 2 for position 0
- Range limit value for the rotary axis
- Zero offset
- Actual value
- Final value

Table 10-4. Layout of 4-Byte Data Items in the DB and in the Transfer Buffer

Data block	Byte layout	Offset in transfer buffer
DL n	Byte 1	0
DR n	Byte 2	1
DL n+1	Byte 3	2
DR n+1	Byte 4	3

Table 10-5. Numerical Representation of 4-Byte Data Item	Table 10-5.	Numerical Re	presentation of	4-Bvte	Data Items
--	-------------	--------------	-----------------	--------	------------

	Numerical presentation	By	te 1	By	ie 2	By	ie 3	By	ie 4
	Binary	S	ε	2 ²³ to	o 2 ¹⁶	2 ¹⁵ t	o 2 ⁸	2 ⁷ to	o 2 ⁰
BCD	without sign	0	10 ⁶	10 ⁵	104	10 ³	10 ²	10 ¹	10 ⁰
	with sign	SG	10 ⁶	10 ⁵	104	10 ³	10 ²	10 ¹	10 ⁰

2-byte-data

Two bytes are available for the following data items:

- Distance value of range BEE3 for position 0

Table 10-6. Layout of a 2-Byte Data Item in the DB and in the Transfer Buffer

Data block	Byte layout	Offset in transfer buffer
DL n	Byte 1	0
DR n	Byte 2	1

Table 10-7.Numerical Representation of a
2-Byte Data Item

Numerical representation	Byte 1	Byte 2
Binary	2 ¹⁵ to 2 ⁸	2 ⁷ to 2 ⁰

• 1-byte-data

One byte is available for the following data items:

- Position number for selecting the next position (forwarded to IP)

- Number of the active position (read out from IP)

Table 10-8.Layout of a 1-Byte Data Item in the DB and
in the Transfer Buffer

Data block	Byte layout	Offset in transfer buffer
DL n	0	0
DR n	Byte 1	1

Table 10-9.Numerical Representation
of a 1-Byte Data Item

Numerical representation	Byte 1
Binary	2 ⁷ to 2 ⁰

The table below provides an overview of the digit positions actually used and of the ranges for all input and output values.

The table also shows, once again, in which cases you need binary and in which cases BCD representation for numerical values. In the column headed "Configuring parameter" you will find the allocation of the data item to configuring parameter BCD/x or BCD/y.

Numerical value	Binary	BCD	Permissible value range	Configuring parameter
Position values for positions 1 to 254 Distance values for positions 1 to 254	32 bits 20 bits	7 decades and sign 6 decades	-9,999,999 to +9,999,999 0 to 999,999	BCD/x BCD/x
Range limit value for a rotary axis	24 bits	7 decades	1 to 9,999,999	BCD/x
Actual value	32 bits	7 decades and sign	-9,999,999 to +9,999,999	BCD/y
Final value	32 bits	7 decades and sign	-9,999,999 to +9,999,999	BCD/y
Zero offset	32 bits	7 decades and sign	-9,999,999 to +9,999,999	BCD/y
Position value for position 0	32 bits	7 decades and sign	-9,999,999 to +9,999,999	BCD/y
Distance value BEE1 and BEE2 for position 0	20 bits	(not possible)	0 to 999,999	-
Distance value BEE3 for position 0	16 bits	(not possible)	0 to 65,535	-
Position numbers	8 bits	(not possible)	0 to 255	-


 Table 10-10.
 Numerical Representation of Input and Output Values

10.4 Axis Types

The IP 240 can be used in conjunction with a linear or a rotary axis.

10.4.1 Linear Axis

When a linear axis is used, the traverse path is delimited by two end points. The maximum traversing range results from the permissible actual value range of - 9,999,999 to +9,999,999 increments.



10.4.2 Rotary Axis

In the case of a rotary axis, the traverse path is closed and is not limited. A revolution can comprise a maximum of 9,999,999 increments.

The rotary axis is defined by the following values:

- The initial value of the rotary axis is always "0".
- The **final value** of the rotary axis points to the same position as the initial value. It must be assigned in the configuration of the IP 240 and may lie between +1 and +9,999,999.
- The maximum counting value marks the highest displayable value. It is the result of:

maximum counting value of the rotary axis = final value -1

All positioning values must lie between "0" and [final value - 1]

Positioning with ascending actual value (positive direction)

If the actual value reaches the maximum counting value for the rotary axis, the count is continued with actual value "0".

Positioning with descending actual value (negative direction):


If the actual value reaches "0", counting is continued with the maximum counting value for the rotary axis.

Example: Assuming a final value of 3600, the counting sequence is as follows:


- positive direction:	 3597	3598	3599	0	1	2	3	
 negative direction: 	 3	2	1	0	3599	3598	3597	

Half of the final value is permitted as maximum distance for ranges BEE1 to BEE3, but may not exceed 999,999 increments (distance for range BEE1 0.5.[final value for the rotary axis]).

To offset the zero point, you can specify a positive or negative zero offset (NVER). However, the zero offset value may not exceed the final value specified for the rotary axis (NVER +/- [final value for the rotary axis]).







Maximum traversing speed

The encoder pulses acquired by the IP are counted in a counter chip. The current (internal) count is read once in every module firmware cycle and is then post-processed to form the (external) actual value.

In order for the IP 240 module firmware to ascertain the direction of movement without any ambiguity whatsoever, the change in the actual value between two count readouts (t_{LZ}) must be less than the halved final value for the rotary axis (t_{LZ} max.·v max.<0.5·[final value for the rotary axis]).

The max. amount of time between two count readouts from the counter chip is computed as follows:

 $t_{LZ \text{ max.}} = t_{\text{ka1 max.}} + t_{\text{ka2 max.}} + 2 \cdot t_{\text{kom max.}}$

 $t_{ka1 max.}$ = Maximum processing time for channel 1

 $t_{ka2 max.}$ = Maximum processing time for channel 2

 $t_{kom max.}$ = Maximum amount of time needed for a data interchange

In Chapter 12, "Response Times", you will find a list of processing/execution times to help you compute the permissible traversing speed for your application. When the maximum amount of time is assumed for processing channel 1 and channel 2 and for the data interchange, $t_{LZ\mbox{ max.}}$ computes to 7.5 ms.

When computing the traversing speed, also refer to the information presented in Section 10.8.2 "Distance values for the switching and signalling ranges".

10.4.3 Specifying the Axis Type and the Final Value for the Rotary Axis (RUND)

The axis type is specified during configuring using the RUND parameter:

NAME		JU FB 167 STRU.POS	
RUND	:	KF x	The channel is configured for a linear axis The channel is configured for a rotary axis

If the channel is configured for a rotary axis, the final value for the axis must be entered in data words DW 48 and DW 49 of the data block. Configuring FB 167 transfers this value to the IP, and it cannot be changed following configuring.

Permissible range of the final value for the rotary axis: 1 to 9,999,999

	Binary representation								BCD representation		
Data				E	Sit				E	Sit	
byte	7	6	5	4	3	2	1	0	7 6 5 4	3 2 1 0	
DL 48	0	0	0	0	0	0	0	0	0	10 ⁶	
DR 48	2 ²³	2 ²²	2 ²¹	2 ²⁰	2 ¹⁹	218	2 ¹⁷	216	10 ⁵	10 ⁴	
DL 49	2 ¹⁵	2 ¹⁴	2 ¹³	2 ¹²	2 ¹¹	210	2 ⁹	2 ⁸	10 ³	10 ²	
DR 49	2 ⁷	2 ⁶	2 ⁵	2 ⁴	2 ³	2 ²	2 ¹	2 ⁰	10 ¹	10 ⁰	

10.5 Switching the IP Outputs

The IP 240 is equipped with two digital outputs (D1 and D2) for each channel. You have two options for influencing setting and resetting of the IP outputs:

- You can determine the switching performance of the IP outputs when you configure the channel. Depending on the application, you can control either the direction of travel or the traversing speed directly via the IP outputs.
- After configuring, you can define the state of the outputs via the S5 CPU using embedded commands, or you can can let the IP 240 control the outputs on an actual value-dependent basis (Section 10.15.1 "Controlling the IP Outputs").

The following applies for the flow diagrams in this section:

- The outputs are controlled by the IP 240 dependent on the actual value
- The IP 240 enables the outputs so that they can be set.

10.5.1 Selecting the Switching Performance of the IP Outputs (DAV)

You have three configuring options for matching the IP 240 to your application:

NAME	:	JU FB 1 STRU.P	•••	
DAV	:	KF x	x=0	IP outputs control the traversing speed, outputs are switched separa- tely Output D1 controls rapid traverse Output D2 controls creep speed
			x=1	IP outputs control the traversing speed, outputs are switched collectively Output D1 and output D2 control rapid traverse Output D2 controls creep speed
			x=2	IP outputs control the direction Output D1 controls positive direction Output D2 controls negative direction
		Note		

The IP 240 takes the configured switching performance into account during positioning and reference point approach.

10.5.2 The IP Outputs Control the Traversing Speed


When you configure DAV=0 or DAV=1, you pass control of the traversing speed to the IP outputs. The outputs are switched without regard to the direction of travel.

a) Outputs are set separately (DAV=0)

After the target position has been selected (Fig. 10-12a: Actual value 1000), the IP 240 sets output D1 in dependence on the actual value. When range BEE1 is entered (actual value 2000), output D1 is reset and output D2 set. When range BEE2 is reached (actual value 3000), output D2 is reset.

b) Outputs are set collectively (DAV=1)

When the target position has been selected (Fig. 10-12b: Actual value 1000), the IP 240 sets inputs D1 and D2 in dependence on the actual value. Output D1 is reset when range BEE1 (actual value 2000) is entered, output D2 when range BEE2 (actual value 3000) is entered.



IP Outputs when DAV=0



To define the direction of travel, you can scan status bit RICH (direction) on the IP 240 on a oneshot basis after selecting the position and use it to control two additional PLC digital outputs via the S5 CPU.

10.5.3 The IP Outputs Control the Direction of Travel

When you choose this option, the IP outputs are allocated to the direction of travel.

When the target position is selected, the IP 240 computes the direction of travel from the actual value and the position value for the target position and sets one of the IP outputs.

Output D1 is set if positive travel (ascending actual value) is required (Fig. 10-13a: Actual value 1000).

Output D2 is set if negative travel (descending actual value) is required (Fig. 10-13b: Actual value 6000).

The output that was set is reset when range BEE2 is entered (Fig. 10-13a: Actual value 3000, Fig. 10-13b: Actual value 4000).




Fig. 10-13. Switching Performance of the IP Outputs when DAV=2

To monitor switching of the traversing speed, you can scan status bit BEE1 cyclically on the IP 240 after positioning has started or evaluate the interrupt (BE1) generated by the negative edge of the BEE1 bit. In this way, you can control two additional PLC digital outputs over the S5 CPU.

Note	
	ry axis, the IP 240 always switches the outputs so that the ta

10.5.4 Recommendations for Selecting the Switching Performance

It is recommended that the IP outputs show the following switching performance when the IP is used for axis control:

Table 10-11.	Recommendations f	or Selecting the S	Switching Performance	e of the IP Outputs
--------------	-------------------	--------------------	-----------------------	---------------------

	One direction of travel	Two directions of travel
One	The IP outputs control the	The IP outputs control the
traversing speed	traversing speed	direction of travel
Two	The IP outputs control the	The IP outputs control the
traversing speeds	traversing speed	traversing speed




Fig. 10-14. Contactor Control of a Three-Phase Motor

10.6 Backlash Compensation (LOSE)

Backlash in the position decoding system reduces the positioning accuracy. To prevent this, all positions and the reference point must always be approached from the same direction. The IP 240 supports this when you configure "Backlash compensation".

Configuring backlash compensation

You can specify backlash compensation by setting the "LOSE" parameter to "1":

	: JU FB 167 : STRU.POS :		
LOSE	: KF x	x=0 x=1	No backlash compensation; the direction of movement is not to be evaluated when range BEE2 is entered. Backlash compensation; the direction of movement is to be evaluated when range BEE2 is entered.

10.6.1 Backlash Compensation during Positioning

When you configure "LOSE"=1, you stipulate that positions may be approached in a positive direction only (ascending actual value).

To determine the direction of travel, the change in the actual value on entering range BEE2 is computed on the IP 240 over a module firmware cycle. If the IP identifies a positive direction of travel, positioning proceeds normally.

If the IP identifies a negative direction of travel,

- the IP output is not reset.
- interrupts BE2 (range BEE2 entered) and BE3 (range BEE3 entered) are not generated.
- status bit ZBEV is not set and the associated interrupt ZBV is not generated when the target range (range BEE3) is exited.

When range BEE2 is exited, the IP 240 indicates that the position can be reselected by setting status bit RIUM and generating interrupt RIU.

If the direction of travel changes to negative after range BEE2 has been entered, the status and interrupt bits are not affected (ZBEV is not set; interrupts BE2, BE3 and ZBV are not generated).

Note

Backlash compensation does not affect the setting and resetting of status bits BEE1, BEE2 and BEE3.

When the position has been "overrun", the IP 240 signals that range BEE2 has been exited. The IP output that is still active can be disabled via the STEP 5 program by setting the FREI control bit to "0" and forwarding it to the IP 240 (Section 10.15.1 "Controlling the IP Outputs").

If the actual value is greater than the position value of a newly selected position, the positioning procedure must be subdivided into two steps:

1st step

Select position (Fig. 10-15: Actual value 9300).

The drive is switched on and moves at rapid traverse speed in a negative direction toward the target position.

The speed is switched to creep at the right BEE1 switching point (actual value 7400).

The drive is **not** switched off at the right BEE2 switching point (actual value 5300), as the BEE2 range was approached in a negative direction.

When the position has been "overrun", the IP 240 signals that the reversal point has been reached (BEE2 exited, actual value 4700) by setting status bit RIUM and the associated interrupt bit RIU.

Control bit FREI=0 must now be transferred via the STEP 5 program to disable the IP output (actual value 3400 or 1900).

2nd step

Select the same position once again.

The drive approaches the position in a positive direction. When the switching and signalling ranges are entered, the configured interrupts are generated.

The module firmware disables the IP output at switching point BEE2 (actual value 4700).




Fig. 10-15. Approaching a Position with Backlash Compensation

10.6.2 Backlash Compensation during Reference Point Approach

Compensation of the backlash during reference point approach (Section 10.13.1) is similar to compensation during positioning.

Synchronization is attained only when the reference point is approached in a positive direction. Decisive for evaluation of the direction is the instant at which the preliminary contact signal (connected to the IP's IN input) changes back to zero.

Since the position is normally not known following power-up, the approach to the reference point is normally begun after traversing to a starting point. The actual value of the starting point must therefore be less than the negative edge of the preliminary contact signal.

The direction of travel for reference point approach must always be specified by the S5 CPU.

Note

In order to ensure that synchronization is always done at the same place, the direction of travel for the reference point approach may not be changed following the negative edge at the IN input until the zero mark has been reached (synchronization).

10.7 Actual Value Generation

The IP 240 computes an internal signed count by counting the encoder pulses and evaluating the phase displacement between encoder pulse trains A and B. You can influence the conversion of this count into the actual value by

- configuring the required resolution and
- specifying a zero offset.

The actual value stored on the IP 240 is updated in every module firmware cycle, and can be read out over the S5 CPU.

Counting direction

The IP 240 counts the acquired encoder pulses

- up when the **B signal** is the leading signal.
- down when the **A signal** is the leading signal.




Fig. 10-16. Counting Direction in Positioning Mode

Changing the counting direction

To change the counting direction, you must interchange the following:

- for symmetrical encoders, interchange A/A and B/B
- for asymmetrical encoders, interchange A* and B*

Actual value range and overrange

The actual value range is defined as -9,999, 999 to +9,999,999.

- 9,999,999	to	- 1	0	- 9,999,999	to	- 1	0	+ 1	to 9,999,999	0	+ 1	to 9,999,999
Overran	Overrange			Det	fined	actua	l va	lue ra	nge		O	verrange

Fig. 10-17.	Actual Value Range and	Overrange in	Positioning Mode

When the defined actual value range is exited, the counter enters the overrange and the IP 240 sets the **UEBL** bit. In the overrange, pulse acquisition (counting) proceeds as in the defined actual value range.

Since synchronization of the actual value is lost when the counter enters the overrange,

- synchonization bit SYNC is reset,
- comparison of the actual value with the switching and signalling ranges is stopped,
- the outputs are disabled,
- range bits BEE1 to 3 and direction bit RICH are set to "1"
- and the selected position is declared invalid.

Status bit UEBL can trigger an interrupt if you initialized the PRA2 parameter accordingly when you configured the channel (Section 10.10). The associated interrupt bit (UEB) is reset in the interrupt request bytes.

Status bit UEBL is reset on the IP when the status area was read once with UEBL=1 or when the interrupt request bytes were read and it was the overrange that triggered the interrupt.

10.7.1 Resolution (AFL)

During configuring, you can specify an increment multiplication to match the resolution (travel per increment) to the traversing range. Accuracy can be increased by a twofold or fourfold increase in the resolution. The available traversing range (maximum path) is thereby reduced by a factor of 2 or 4. Each increment decrements or increments the actual value by one.




Fig. 10-18. Evaluation of the Encoder Pulses

You specify the resolution in configuring parameter AFL:

NAME		JU FB 167 STRU.POS		
AFI	:	KF x	x=1	Single resolution
	•		x=1 x=2	Twofold resolution
			x=4	Fourfold resolution

Example for a linear axis:

An incremental encoder supplies 2500 pulses/revolution. The leadscrew has a pitch of 5 mm/revolution. The position encoder thus supplies 2500 pulses for a path of 5 mm. The IP 240 can process up to 19,999,998 increments within the permissible actual value range (-9,999,999 to+9,999,999). An AFL value of "4" thus computes to the following values for the maximum traversing range and the travel per increment.

Traversing range=	Max. number of increments		Travel/encoder revolution		
Traversing range-	Specified resolution		Pulses/encoder revolution		
where V	e: Max. number of increments Specified resolution Travel/encoder revolution Pulses/encoder revolution	= = =	19,999,998 (increments) 4 (increments/pulse) 5 mm 2500 (pulses)		

Max. traversing range=9,999,999 mm

Travel per increment= Travel/encoder revolution Pulses/encoder revolution Specified resolution J using the values above

Travel per increment=0.5 µm

Table 10-12.	Example: Traversing Ranges for an Encoder with 2500 Pulses/Revolution
--------------	---

Resolution	Traversing ranges	Travel/increment
Single	39,999,9 mm	2.0 μm
Twofold	19,999,9 mm	1.0 µm
Fourfold	9,999,9 mm	0.5 μm

10.7.2 Zero Offset

By transferring a zero offset (NVER), you can allocate a new actual value to the current position. You may also make a distinction as to whether or not actual-value matching should take the last (old) zero offset that was transferred into account.

The specified zero offset is taken into account when the actual value is computed and during synchronization of the actual value.

a) Relative zero offset

The new actual value is computed as followed when you specify a relative zero offset:

```
Actual<sub>new</sub>=Actual<sub>old</sub> + Zero offset<sub>rel.,new</sub> - Zero offset<sub>rel.,old</sub>
```

The actual value thus changes by the difference between the old and the new zero offset, thus ensuring that the zero offset last transferred always mirrors the distance value between the zero point of the actual value range and the reference point. If a zero offset of 0 is specified, the position at which the actual value=0 is the reference point.




Fig. 10-19. Relative Zero Offset

Explanation: The values NVER=0, NVER=1000, NVER=500 and NVER=0 were transferred in succession as relative zero offset.

Note

When defining a zero offset, care must be taken that the entire traversing range is covered by the actual value and that the actual value does not enter the overrange.

b) Additive zero offset

The new actual value is computed as follows when you specify an **additive** zero offset:

Actualnew=Actualold + Zero offsetadd..new

The actual value thus changes by the value of the additive zero offset transferred.




Fig. 10-20. Additive Zero Offset

Explanation: The values NVER=0, NVER=1000, NVER=500 and NVER=0 were transferred in succession as additive zero offset.

Specifying the zero offset

When you structure the channel, the zero offset (NVER) is transferred to the IP 240 in data words 46 to 47. You can change the zero offset after configuring.

Note the following when specifying the zero offset:

- If the channel is configured for a linear axis, NVER may be in the range from 9,999,999 to + 9,999,999
- If the channel is configured for a rotary axis, NVER must lie between +/- [final value for the rotary axis].

In addition to the value for NVER, you must also specify the type of zero offset in D45/0 of the data block (ADD bit).

ADD=0 for a relative zero offset

ADD=1 for an additive zero offset

	Binary representation										BCD representation						
Data byte	7	6	5	E 4	3it 3	2	1	0	7	6	5	E 4	Sit 3	2	1	0	
DL 45	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
DR 45	0	0	0	0	0	0	0	ADD	0	0	0	0	0	0	0	ADD	
DL 46	SE	SE	SE	SE	SE	SE	SE	SE	SG			10 ⁶					
DR 46	2 ²³	2 ²²	2 ²¹	2 ²⁰	2 ¹⁹	218	2 ¹⁷	2 ¹⁶		10) ⁵			10) ⁴		
DL 47	2 ¹⁵	214	2 ¹³	2 ¹²	2 ¹¹	210	2 ⁹	2 ⁸		10) ³			10	10 ²		
DR 47	2 ⁷	2 ⁶	2 ⁵	2 ⁴	2 ³	2 ²	2 ¹	2º	10 ¹ 10 ⁰								
	A negative value must be spe- cified as two's complement. SE=Sign extension								(SG	•	st be		bble 11" f				

The table below shows the contents of the data block for a zero offset.

ADD=0 for relative NVER, ADD=1 for additive NVER

After configuring and after every synchronization, the actual value is set to the value of the last zero offset transferred, irrespective of whether the zero offset was relative or additive.

If you configured a channel for a rotary axis and transferred a negative zero offset, the actual value is set to the value [final value for the rotary axis] + [negative zero offset].

Final value of the rotary axis	=	10,000
Zero offset	=	- 2,000
Actual value after synchronization	=	8,000

Note

Example:

After configuring, you can transfer relative or additive zero offsets in any order. Note, however, that, after an additive zero offset, the next relative zero offset sets NVER rel.old to 0 (Section 10.18.3).

10.8 Position Data for Positions 1 to 254

Position data includes:

- the position value designating the absolute location of the position in the traversing range,
- the position number, which you use to select a position,
- the distance values of the switching and signalling ranges.

Position data for a total of 254 positions can be stored on the IP for each channel. The distance values for the switching and signalling ranges apply to all positions.

Note

Position 0 is also available as additional position. Position 0 is not stored on the IP. In contrast to positions 1 to 254, position 0 can be selected when the IP outputs for the channel are set (Section 10.14.2).

10.8.1 Position Value and Position Number

The position value defines the absolute location of the position in the traversing range. This value refers to the zero point of the actual value range (actual value=0).

Permissible values for a position value:

- between 9,999,999 and +9,999,999 for a linear axis
- between 0 and +[final value of the rotary axis 1] for a rotary axis

Each position value is assigned a position number which you define during configuring. You can select a position over the position number.

Permissible values for a position number: 1 to 254

So that there are no ambiguities in the allocation of position value to position number, each position number may be defined only once. An error message is issued should you fail to observe this rule.

Transferring position values and position numbers with the configuring FB

The position data is initially transferred to the IP 240 when you configure the channel. After configuring, you can change the position values again. The inclusion of new position numbers or the modification of old position numbers is not possible. Before invoking FB 167, you must enter the position values, the position numbers and the number of positions to be transferred in the data block.

The number of positions to be transferred must be entered in DW 58.

Data byte	7	6	5	E 4	Sit 3	2	1	0
DL 58	0	0	0	0	0	0	0	0
DR 58	2 ⁷	2 ⁶	2⁵	24	2 ³	2 ²	21	2º

Binary representation

Permissible range of values: 0 to 254

Entering the position numbers and position values in the data block

The area beginning with DW 60 is reserved for position numbers and position values. The number of positions determines the length of the data block (Section 10.23.1). If you need more than 65 positions, then you also need more than 256 data words in the DB. Observe carefully the restrictions applying to processing of data words beyond DW 255 (Section 10.24).

A position entry (position number and position value) always reserves three contiguous data words in the data block. In the tables below, the variable n identifies the first word for a position entry.

The first position entry begins at data word 60.

1st	position entry DW 60 DW 61 to 62	:	DW 60 Position Position	num	ıber	(n=60)
2nd	position entry	:	DW 63	to	DW 65	(n=63)
3rd	position entry	:	DW 66	to	DW 68	(n=66)
		:				
254th	position entry	:	DW 819	to	DW 821	(n=819)

Position numbers in the data block

Binary representation

Data byte	7	6	5	E 4	Bit 3	2	1	0
DL n	0	0	0	0	0	0	0	0
DR n	2 ⁷	2 ⁶	2⁵	24	2 ³	2²	21	2º

Permissible value range: 1 to 254

Position values in the data block

	_	Bina	ry re	pres	enta		BCD representation			
Data byte	7	6	5	1	Bit 3	2	1	0		3it 3 2 1 0
DL n+1 DR n+1 DL n+2 DR n+2	SE 2 ²³ 2 ¹⁵ 2 ⁷	SE 2 ²² 2 ¹⁴ 2 ⁶	SE 2 ²¹ 2 ¹³ 2 ⁵	SE 2 ²⁰ 2 ¹² 2 ⁴	SE 2 ¹⁹ 2 ¹¹ 2 ³	SE 2 ¹⁸ 2 ¹⁰ 2 ²	SE 2 ¹⁷ 2 ⁹ 2 ¹	SE 2 ¹⁶ 2 ⁸ 2 ⁰	SG 10 ⁵ 10 ³ 10 ¹	10^{6} 10^{4} 10^{2} 10^{0}
	Negative values must be given as two's complement. SE=Sign extension								-	hibble of DL n+1 111" for a nega-

Permissible value ranges:

• Between - 9,999,999 and +9,999,999 for a linear axis

• Between 0 and +[final value of rotary axis - 1] for a rotary axis

Note

When you attempt to define position number "255", the IP 240 does not evaluate transfer the position value.

The position number assigned to a position need not be identical to the number of the position entry.

It is more practical, however, for the two to be identical, particularly when you want to change a position value with control FB 168 after configuring (Section 10.18.1), as the number of the position entry, not the position number itself, must be specified in the control FB.

10.8.2 Distance Values of the Switching and Signalling Ranges

The distance values for the switching and signalling ranges for positions 1 to 254 are stored on the IP, and apply for all of these positions.

When a position number is selected, the IP 240 takes the position value of the new target position as setpoint and computes the locations of the switching and signalling ranges from the distance values. These ranges are symmetrical to the position value.




Fig. 10-21. Position Setup

Example:

The following distance values were defined for a position value of 10,000 increments:

Distance value to range BEE1	=	4,000	increments
Distance value to range BEE2	=	1,000	increments
Distance value to range BEE3	=	500	increments

These values compute to the following ranges:

Range BEE1	Low limit=6,000	and	high limit=14,000
Range BEE2	Low limit=9,000	and	high limit=11,000
Range BEE3	Low limit=9,500	and	high limit=10,500

The lower and upper limits are part of the range.

When the actual value is within a range, the associated status bit BEE1, BEE2 or BEE3 is set to zero. Changes in the values of these bits can trigger the following responses from the IP during approach to a position:

Switching of the IP outputs	BEE1 from 1_0	BEE2 from 1 0	BEE3 from 1 0	BEE3 from 0 1	BEE2 from 0 1
DAV=0	DA1 is reset DA2 is set	DA2 is reset			
DAV=1	DA1 is reset	DA2 is reset			
DAV=2		DA1 or DA2 is reset			
Interrupts	Range BEE1 entered (BE1)	Range BEE2 entered (BE2)	Range BEE3 entered (BE3)	Range BEE3 exited (ZBV)	Range BEE2 exited (RIU)

Table 10-13. Switching of the IP Outputs and Triggering Interrupts during Approach to Position

Signal from 0 1: Rising signal edge Signal from 1 0: Falling signal edge

The following must be taken into account when defining the distance values:

- Distance value to BEE1 distance value to BEE2 distance value to BEE3
- Module firmware execution times. In each firmware cycle, the IP 240 compares the actual value with the limit values for the switching and signalling ranges. You must select a traversing speed and distance values that enable the IP 240 to recognize the various zones (e.g. between switching point BEE1 and switching point BEE2).

The maximum interval (t_{1,7}) between comparisons of the actual value with the switching and signalling ranges is computed as follows:

 $t_{LZ max} = t_{ka1 max} + t_{ka2 max} + 2 \cdot t_{kom max}$

t_{ka1 max.} = Maximum processing time for channel 1

 $t_{ka2 max}$ = Maximum processing time for channel 2

 $t_{kom max}$ = Maximum time needed for the data interchange

In Chapter 12 ("Response Times") you will find a list of processing times to help you compute the suitable distance values for your application. Assuming the maximum possible processing times for channel 1 and channel 2 and the maximum amount of time needed for the data interchange, t_{LZ max.} computes to 7.5 ms.

- Tolerance of the contactor dropout times •
- Tolerance of the effect of deceleration
- Mechanical influences (such as a change in frictional conditions)

Note

Traversing of the zones switching point BEE1 - switching point BEE2, switching point BEE2 - signalling point BEE3 and the overtravel within the target range should be monitored by watchdog timers.

The IP responses listed in table 10-13 are initiated only once per selected position.

Transferring the distance values with the configuring FB

The distance values are initially transferred to the IP 240 when you configure the channel. Before invoking FB 167, you must enter the distance values in the data block.

The distance value in data words 50 and 51 is for range BEE1,

the distance value in data words 52 and 53 for range BEE2,

and the distance value in data words 54 and 55 for range BEE3.

Permissible range of values:

- for a linear axis : 1 to 999,999
- for a rotary axis : 1 to 0.5.[final value for the rotary axis], but not exceeding 999,999

	Bina	iry re	pres	enta	tion			BCD representation			
			E	Bit			E	lit			
7	6	5	4	3	2	1	0	7 6 5 4	3 2 1 0		
0	0	0	0	0	0	0	0	0	0		
0	0	0	0	2 ¹⁹	218	2 ¹⁷	216	10 ⁵	10 ⁴		
2 ¹⁵	2 ¹⁴	2 ¹³	2 ¹²	2 ¹¹	210	2 ⁹	2 ⁸	10 ³	10 ²		
2 ⁷	2 ⁶	2 ⁵	2 ⁴	2 ³	2 ²	2 ¹	2º	10 ¹	10 ⁰		
	7 0 0 2 ¹⁵	7 6 0 0 0 0 2 ¹⁵ 2 ¹⁴	7 6 5 0 0 0 0 0 0 2 ¹⁵ 2 ¹⁴ 2 ¹³	7 6 5 4 0 0 0 0 0 0 0 0 0 0 0 0 2 ¹⁵ 2 ¹⁴ 2 ¹³ 2 ¹²	7 6 5 4 3 0 0 0 0 0 0 0 0 0 0 2 ¹⁹ 2 ¹⁹ 2 ¹⁵ 2 ¹⁴ 2 ¹³ 2 ¹² 2 ¹¹	7 6 5 4 3 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2 ¹⁹ 2 ¹⁸ 2 ¹⁵ 2 ¹⁴ 2 ¹³ 2 ¹² 2 ¹¹ 2 ¹⁰	7 6 5 4 3 2 1 0	7 6 5 4 3 2 1 0 0	Bit 0 7 6 5 4 3 2 1 0 7 6 5 4 0		

You can change the distance values after configuring by transferring new values.

Note

If you have chosen BCD representation for the position values and for the distance values, the IP 240 carries out format conversions following transfer of these data. These conversions on-load the firmware cycle. Note that this also affects the response time of the other channel.

10.9 Monitoring Signal Acquisition (IMP)

In positioning mode, the IP 240 can monitor signal acquisition as follows:

Wirebreak/short-circuit in the encoder lines

Wirebreak/short-circuit monitoring is possible only for symmetrical incremental encoders. Monitoring is activated automatically when you set switchbank S5 or S6 for symmetrical encoders (Section 5.3.1). The IP monitors for wirebreak/short-circuit by comparing encoder pulse trains A, B and Z with their inverse signals.

If an error is detected, the IP 240 sets status bit **DRBR** (wirebreak). This bit remains set on the IP until the problem has been rectified and the DRBR bit has been read out at least once over the status area or interrupt request bytes (Section 10.17).

Zero mark monitoring

Zero mark monitoring is used to detect spurious or missing pulses, and is possible only when

- the number of encoder pulses between two zero marks (Z signals) is divisible by 4 or 5 without a remainder,
- the timing of the zero mark signal satisfies the conditions discussed in Section 13.1 "Signal Forms and Timing Requirements for Incremental Encoders" and
- a reference point approach was terminated with synchronization.

If the IP 240 discovers that the number of pulses between two Z signals is not divisible by 4 or 5 without a remainder, it sets status bit **NPUE** (zero point monitoring).

Status bit NPUE remains set on the IP until it has been read out over the status area or interrupt request bytes (Section 10.17).

Initializing zero point monitoring

When you configure the channel, you must indicate whether or not you want zero mark monitoring, and which encoder you are using, by initializing FB 167's IMP parameter accordingly.

	JU FB 167 STRU.POS	
: IMP :	KF x	No zero mark monitoring The number of encoder pulses between two zero marks is divisible by 5 without a remainder. The number of encoder pulses between two zero marks is divisible by 4 without a remainder.

Zero mark monitoring must be deactivated when

- the encoder cannot satisfy the timing requirements for the reference signal
- the number of pulses between two Z signals is divisible by neither 4 nor 5.

Note
 The IP checks for a wirebreak/zero mark error in every module firmware cycle. In the event of an error, the outputs are disabled and the positioning procedure currently in progress is interrupted,
 the position number is deactivated, status bits BEE1, BEE2, BEE3 and RICH are set to "1", status bit SYNC is set to "0". The actual value must then be resynchronized.

10.10 Initializing the Parameters for Interrupt Generation (PRA1, PRA2, ABIT)

The following status bits have interrupt capability, and can trigger an interrupt on the S5 CPU when they go to "1" or "0". The associated interrupt bit is also set in the interrupt request bytes.

Status bit	Interrupt bit	Function
BEE1	BE1	Range BEE1 entered
BEE2	BE2	Range BEE2 entered
BEE3	BE3	Range BEE3 entered
ZBEV	ZBV	Target range exited
RIUM	RIU	Reversal point reached

Table 10-14	Status Bits with Interru	nt Canability	y and the Associated Interrupt Bits
	Status Dits with internu	ρι σαρασιπι	y and the Associated interrupt bits

Status bit	Interrupt bit	Function					
MESE	MES	Final value stored					
UEBS	UBS	Final value overwritten					
UEBL	UEB	Overrange					
DRBR	DRB	Wirebreak					
NPUE	NPU	Zero mark error					

:positive edge triggers interrupt

:negative edge triggers interrupt

Note

The interrupts for actual value-dependent status bits BEE1 to 3, ZBEV and RIUM are generated only once for each position selected.

If, for example, range BEE1 is exited following an interrupt and subsequently reentered, no new BE1 interrupt is generated.

New interrupts are possible only when a position number is reselected.

Initializing the parameters for interrupt generation

When you configure the channel, you can specify the status bits that are to trigger an interrupt in parameters **PRA1** and **PRA2**.

NAME		JU FI STRI	B 167 J.POS		NAME		JU F STRI	B 167 J.POS	
	:			Assigned		:			Assigned
	:			to status bit		:			to status bit
PRA1	:	KM	Bit 0	BEE1	PRA2	:	KM	Bit 0	UEBL
	:		Bit 1	BEE2		:		Bit 1	NPUE
	:		Bit 2	BEE3		:		Bit 2	DRBR
	:		Bit 3	MESE		:		Bit 3	UEBS
						:		Bit 4	ZBEV
						:		Bit 5	RIUM

The bits that are to generate an interrupt must be "1".

How an interrupt is generated depends on the PLC in which the IP 240 is used (Section 5.1).

Following an interrupt, the interrupt request bytes must be read out from the IF (Section 10.17).

When using an S5-150U or S5-155U (150 mode), note that the ABIT parameter must also be initialized. In these programmable controllers, an interrupt service OB is invoked at the next block boundary when the associated bit in PY 0 (I/O byte 0) changes its signal state. By initializing the **ABIT** parameter accordingly, you can indicate whether the interrupt service OB is to be invoked every time the signal state of the interrupt bit changes, or only when the bit goes from "0" to "1".

Initializing the ABIT parameter:

NAME		JU FB 167 STRU.POS			
ABIT	:	Ку х,у	x>0	:	The interrupt service OB is to be invoked on every signal change
			x=0	:	The interrupt service OB is to be invoked only on a signal change from "0" to "1"
			y=0 to 7	:	y is the number of the bit in PY 0 that was set on switchbank S1

Masking interrupts

You can mask all channel bits with interrupt capability by setting control bit **AMSK** (mask interrupts) to "1" and transferring it to the IP 240. Masked interrupts do not trigger an interrupt request and are not stored in the interrupt request bytes, i.e. they are lost.

Refer to Section 10.13.4 for information on how to transfer the control bits to the IP 240.

10.11 Error Processing after Configuring

If an error occurs during configuring,

- configuring of the channel is aborted and
- the error is flagged in the PAFE byte (Section 6.4).

Errors in FB parameters are detected by the FB, and are described in more detail in DW 13 of the specified data block.

Hardware, communications and data errors are flagged by the IP 240, and are read out from the IP automatically by FB 167 and entered in KH format in data words 8 to 10 of the data block. Data word 10 always contains the code of the last error detected.

After the error flags have been processed, you must erase the contents of data words 8 to 10 and DW 13 via the STEP 5 program.

Old communications and data errors are cleared by the configuring FB.

You will find a list of all error codes in Chapter 14.

Note

The PAFE byte should be evaluated after every FB 167 call.

Data				B	Sitt				
byte	7	6	5	4	3	2	1	0	Description
DL 8	27	26	2 ⁵	24	23	22	21	20	Error no. 3
DR 8	27	2 ⁶	2 ⁵	24	2 ³	2 ²	2 ¹	2 ⁰	Extension to error no. 3
DL 9	27	26	25	24	2 ³	22	21	20	Error no. 2
DR 9	27	26	25	24	2 ³	22	21	20	Extension to error no. 2
DL 10	27	2 ⁶	2 ⁵	24	2 ³	2 ²	2 ¹	20	Error no. 1
DR 10	27	26	25	24	2 ³	22	21	20	Extension to error no. 1

Table 10-15. Contents of Data Words 8 to 10

10.12 Controlling the IP and Evaluating IP Data

Sections 10.13 to 10.21 describe the available options for IP control following configuring, and tell you

- what data is made available by the IP 240 and
- how this data can be read out from the IP and evaluated.

After configuring, you can either use control FB 168 for data interchange between the S5 CPU and the IP 240, or you can program direct data interchange between CPU and IP yourself.

Data interchange using control function block FB 168

As does the configuring FB, control FB 168 uses a data block (DB) for data interchange between S5 CPU and IP 240.

In the following sections, you will find information on

- the data words in which you must enter new data for a Write,
- the data words in which data read out from the IP 240 is entered and
- how you must initialize the FB so that it will transfer the new data.

In Section 10.23.1 you will find a summary of the contents of the data block, and in Section 10.23.3 a summary of the parameters for control FB 168.

Direct data interchange

Direct data interchange means that you can transfer data directly to or read data directly from the IP 240. A 16-byte address space is provided for direct data interchange. By specifying a job number, you tell the IP 240 which job it is to execute.

In the following sections, you will find information on

- the job numbers you must use,
- the contents of the transfer buffer for the various jobs and
- the offset under which the various bytes can be read or written. The absolute address is a composite of the offset and the module start address.

Chapter 11 "Direct Data Interchange with the IP 240" provides a detailed description of direct data interchange.

10.13 Methods of Synchronization

Positioning is possible with the IP 240 only when the actual value has been synchronized. Three methods of synchronization are available for this purpose:

- Reference point approach A reference point approach synchronizes the actual value to a fixed point in the traversing range.
- Software-controlled synchronization The actual value is synchronized every time a control bit with a value of "1" is transferred.
- Synchronization with an external control signal The actual value is synchronized every time there is a positive signal edge at the IP 240's IN input, and the current actual value is stored on every negative signal edge at this input. This value can be read out as final value (e.g. of a length measurement).

You select the synchronization method you want to use via a control bit. It is thus possible to specify different methods successively.

Synchronization sets the actual value to the value of the zero offset last transferred (NVER), irrespective of whether the zero offset in question is an additive or relative zero offset.

10.13.1 Reference Point Approach

A reference point approach synchronizes the measuring system to a reference point in the traversing range. The location of the reference point is determined by the first zero mark signal (Z signal) from the incremental encoder that follows a preliminary contact signal.

To generate the **preliminary contact signal**, you must insert a bounce-free switching element in the traversing range and connect it to the channel's **IN input**. Because the IN signal may already be active at the start of the reference point approach, it is possible to use an existing limit switch as sensor for the preliminary contact signal.

The encoder used must supply at least one zero mark signal per revolution, and must meet the timing requirements discussed in Section 13.1.2.

If the channel was configured without backlash compensation, synchronization is possible in both directions of travel. If the channel was configured with backlash compensation, the actual value is synchronized only when the preliminary contact is exited with ascending actual value (positive direction of travel).

Note

You must make sure that synchronization always takes place at the same zero mark position by selecting the traversing speed during reference point approach and aligning the negative preliminary contact edge between two zero marks. Moreover, the direction of travel may not be changed after the negative preliminary contact edge.

During reference point approach, the Z signal is evaluated while A=1 and B=1. This state may occur only once for the duration of the Z signal (Z=1).

You will find a list of timing requirements in Chapter 13 "Encoder Signals".




Fig. 10-22. Location of the Reference Point on Reference Point Approach

As the preliminary contact signal is evaluated over the IP 240 module firmware, care must be taken that acquisition of the signal edges is delayed by t_1 and t_2 . Moreover, time value t_3 must be carefully observed.

After synchronization, the next zero mark must not occur for at least 6.5 ms (t_4). If this is not observed, the actual value may be synchronized again.

Using the control bits for reference point approach

• Control bit **HASY** (**HA**rdware-controlled **SY**nchronization) is used to select a reference point approach.

When HASY = 1	the channel is set to	"reference point a	approach" moc	le
When HASY = 0	the reference point	approach can	be exited or	aborted following syn-
	chronization			

- The FREI control bit is used to enable the IP outputs at a supraordinate level
 - When FREI = 0the outputs for the channel are disabledWhen FREI = 1the outputs for the channel are enabled
- The **HAND** control bit is used to specify whether the IP outputs are to be controlled by the IP 240 module firmware during reference point approach or whether the outputs are to be switched as prescribed by the S5 CPU.
 - When HAND = 0 the channel's outputs are controlled by the module firmware

When HAND = 1 the outputs are switched as prescribed by control bits DA1S and DA2S

Control bits DA1S and DA2S are used to control switching of the IP outputs.
 When DAnS = 0 output Dn is reset
 When DAnS = 1 output Dn is set
 The permissible combinations of DA1S and DA2S depend on configuring parameter DAV, and are checked by the module firmware.

If you configured the channel with DAV=2 (the IP controls the direction of travel during positioning) and want to pass control of the channel's outputs to the module firmware (HAND = 0) during reference point approach, you must specify the direction of travel for reference point approach via DA1S and DA2S.

In the following flow diagrams, it has been assumed that the IP outputs will be controlled by the module firmware following selection of reference point approach, and that they have been enabled. For this purpose, the control bits must be transferred to the IP as follows.

	ZYSY	SOSY	HASY	DA2S	DA1S	HAND	FREI
0/1	0	0	1	0/1	1/0	0	1

Sequence of a reference point approach

Approaching the starting point

As the current position is not known following "power-up", it is necessary to first approach a starting position. All outputs for drive control must be initialized via the S5 CPU. The IP outputs must be controlled via the bits HAND=1, FREI=1 and DAnS (n=1 or 2).

Approaching the reference point

1) Check to make sure that the IP outputs are disabled.

You can select a reference point approach only when the IP outputs are disabled.

You can check the state of the outputs by reading the status area and evaluating bits DA1 and DA2 (Section 10.16).

To disable the outputs, FREI must be transferred with "0" to the IP 240.

- 2) Select reference point approach, specify the direction of travel and enable the IP outputs. Set HASY to "1" to select reference point approach.
 - a) If the IP outputs are to be controlled via the S5 CPU (**HAND**=1), the HASY bit must first be transferred to the IP 240 without enabling the outputs.

AMSK		SOSY		DA2S	UAIS	200000005 20 Y = 9 h 1 9 A0000000	FREI
0/1	0	0	1	х	х	1	0

FREI must then be set to "1".

AMSK					LAIO	HAND	FREI
0/1	0	0	1	х	х	1	1

x) depending on the DAV parameter

b) If the IP outputs are to be controlled by the module firmware (**HAND=0**), they can be enabled immediately (FREI=1).

If the IP 240 controls the direction of travel during positioning (DAV=2), you must also set control bit DA1S or DA2S for reference point approach to specify which input is to be set.

	ZYSY						FREI
0/1	0	0	1	0/1	1/0	0	1

Following transfer of the HASY control bit,

- the SYNC bit is set to "0" and
- range bits BEE1 to 3 and direction bit RICH are set to "1", as the last position number selected was invalid. Position number "255" is always returned (Section 10.16).

The reference point approach is started when the outputs are enabled.

3) When the preliminary contact is reached, bit BEE1 is set to "0" and the traversing speed switched to creep speed.

If the IP 240 controls the traversing speed (DAV=0 or 1, HAND=0), the speed is always switched to creep when the preliminary contact is reached.

If the IP 240 controls the direction of travel, you can monitor reaching of the preliminary contact by evaluating status bit BEE1 or interrupt bit BE1.

- 4) When the preliminary contact is exited, status bit BEE1 is set back to "1".
- 5) Synchronization is initiated by the first zero mark signal that follows the preliminary contact signal.
 - The IP output still active is reset (HAND=0)
 - Status bit SYNC is set.
 - The actual value is set to the most recently specified zero offset value.
 - Status bit BEE2 is set to "0" and interrupt BE2 generated.
- 6) Reference point approach is exited.

To quit reference point approach, set HASY to "0" and transfer it to the IP 240. The first position number may also be selected (Section 10.14.1). Status bit BEE2 is set to "1".

7) Block outputs

For blocking the IP outputs, FREI is to be set to "0" and transferred to the IP. In doing so, the first position number may also be selected. (Section 10.14.1).


Note

If the HASY and FREI control bits are set to "0" while quitting the reference point approach, zero mark monitoring (Section 10.9) is **not** started.

Switching the IP outputs during reference point approach (HAND=0)

The switching performance of the IP outputs specified when the channel was configured is taken into account during reference point approach.

- a) DAV=0 (switch outputs separately)
 After the outputs have been enabled (FREI=1), IP output D1 is set.
 When the preliminary contact signal is reached (positive edge at the IN input), output D1 is reset and output D2 set. D2 is reset when the reference point is reached.
- b) DAV=1 (switch outputs collectively) After the outputs have been enabled, both D1 and D2 are set. When the preliminary contact signal is reached, output D1 is reset; output D2 is reset when the reference point is reached.



Note

Only output D2 is set if the IN signal is already active at the start of reference point approach.

c) DAV=2

After the outputs have been enabled, the IP output specified by setting control bit DA1S or DA2S is set.

The output is reset when the reference point is reached.




Fig. 10-24. Switching of the IP Outputs during Reference Point Approach when DAV=2

Backlash compensation during reference point approach (LOSE=1)

If you have configured the channel for backlash compensation, synchronization is possible in a **positive** direction of travel only (ascending actual value). Decisive for evaluation of the direction is the instant at which the preliminary contact signal is exited (negative edge of the IN signal).

If the preliminary contact signal was exited in a **negative** direction, the encoder's next zero mark signal has the following effect:

- The actual value is reset
- Synchronization bit SYNC is **not** set
- The IP output is **not** reset

To reverse the direction, the drive must be stopped over the S5 CPU. To do this, transfer control bit FREI=0 to the IP 240. The reference point approach must then be repeated.

Note

In order to ensure that synchronization is always carried out at the same place, the direction of travel may not be changed following a negative edge of the preliminary contact signal.

Status of range bits BEE1, BEE2 and BEE3 during reference point approach

When reference point approach is selected, all three range bits (BEE1, BEE2 and BEE3) are set to "1".

Bit BEE1 is set to "0" when the preliminary contact is reached. It remains at "0" until the preliminary contact is exited and the status area on the IP 240 has been read at least once. You can control the switch to creep speed by evaluating status bit BEE1 (Section 10.16).

Bit BEE2 is set to "0" when the reference point is reached, and remains at "0" until the reference point approach is exited by transferring control bit HASY=0.

Interrupts during reference point approach

When you configure the channel, you can specify whether status bit BEE1 and/or BEE2 is/are to have interrupt capability.

The following information is provided on interrupts:

- BE1=1 The preliminary contact was reached and the speed must be switched to creep.
 - If the preliminary contact signal was already active at the start of reference point approach, interrupt BE1 is generated immediately.
- BE2=1 The reference point was reached.

Refer to Section 10.17 "Reading the Interrupt Request Bytes" for information on how to read out the interrupt bits from the IP 240.

		Positive direction of tra	vel	
Control bit HASY			-	
IN signal _				
Z pulse _ Status bit				
SYNC _				
Status bit BEE1 _			1)	
Status bit BEE2				
Interrupt bit BE1	t	2)		
Interrupt bit BE2	t		2)	
	1) Is set to "1" follow	ving reading of the status area		

2) Is reset following reading of the interrupt request bytes

Fig. 10-25. Range Bits BEE1 to 2 and Interrupt Bits BE1 to 2 during Reference Point Approach

Note


If the channel was structured for backlash compensation, the next Z signal from the encoder following exiting of the preliminary contact signal in a negative direction does not set status bit BEE2 to "0" and does not trigger interrupt BE2.

Interrupting a reference point approach

You can interrupt a reference point approach by transferring

- control bit HASY = 0 or
- control bit FREI = 0 to the IP 240.

When the reference point approach is interrupted with HASY=0 and FREI=1, the IP outputs are disabled only when they are are under IP 240 module firmware control during reference point approach (HAND=0).





When a reference point approach is interrupted with FREI=0, the IP outputs are always disabled. Before a new reference point approach can be started, the old reference point approach must first be deselected with HASY=0. HASY=0 can be transferred together with FREI=0.




Fig. 10-27. Interrupting a Reference Point Approach with FREI=0

10.13.2 Software-Controlled Synchronization

Synchronization can be carried out at any point in the traversing range by transferring a control bit with a value of "1". This reactivates the position last selected. Software-controlled synchronization is also possible when the channel's outputs are set.

The SOSY control bit

Each time SOSY=1 is transferred, the IP 240 initiates software-controlled synchronization. This means that

- the actual value is set to the value of the zero offset last transferred
- synchronization bit SYNC is set and
- the position last transferred is immediately reactivated. On the basis of the current actual value,
 - status bits BEE1 to 3 and RICH are updated,
 - the enabled outputs are set and
 - the configured interrupts are generated.

The new position number can be transferred to the IP 240 together with SOSY=1. Refer to Section 10.14.1 for information on how to select a position number.

If there is to be no software-controlled synchronization, you must set SOSY to "0" prior to the next transfer of the control bits.

Pos	sitive direction of tra	vel	Pos	itive direction of	travel
1st transfer of SOSY=1 (NVER=1000)		Position value for the target position	2nd transfer of SOSY=1		Position value for the target position
Sample actual value	BEE1 BEE2				
actual 1000 value	2000 3000	4000		2000 30	
Old 3000 actual value	4000	```	4000	5000	
Control bit SOSY		• _			
Control bit FREI			-		
Status bit BEE1			-		
Status bit					1
Status bit BEE3		—	-		
Status bit SYNC					
IP output					1

Prior to the transfer of SOSY=1

Fig. 10-28. Software-Controlled Synchronization

Explanation: A zero offset (NVER) of 1000 is initialized prior to the first transfer of SOSY=1. A position number with an associated position value of 4000 is transferred together with SOSY=1.

The actual value prior to the first software-controlled synchronization was 3000, the new actual value is 1000.

No new position number is selected on the second transfer of SOSY=1, so that the "old" position number (position value=4000) is reactivated.



Warning

As software-controlled synchronization is also permitted when the IP outputs are set and the selected position goes into force immediately, it is possible that the states of the outputs could change instantaneously, causing a short-term overlap.

Following transfer of SOSY=1, the actual value is reset within max. 5 ms.

10.13.3 Synchronization with an External Control Signal

When synchronization with an external control signal, referred to from here on as "cyclic synchronization", is used, the IP 240 evaluates the edge change at the IN input.

On a positive signal edge (signal change from 0 to 1) at this input, the actual value is set to the value of the zero offset and the position last selected reactivated.

On a negative signal edge (signal change from 1 to 0) at this input, the current actual value is stored in a final value register.

Since normal actual value acquisition takes place in parallel to the evaluation of the edge change at the IN input, positioning is also possible in this synchronization mode.

The ZYSY control bit

Cyclic synchronization is selected via the **ZYSY** control bit. This bit is evaluated on an edge-triggered basis.

The first time ZYSY=1 is transferred,

- the SYNC bit is reset.
- range bits BEE1 to 3 and direction bit RICH are set to "1", as the position number last selected was invalidated, and
- the channel's outputs are disabled.

When you select cyclic synchronization you can also specify a new position number; the new position number, however, does not go into force until there is a positive signal edge at the IN input.

Refer to Section 10.14.1 for information on selecting a position number.

To exit cyclic synchronization, you must transfer ZYSY=0 to the IP 240. This does not affect any synchronization currently in progress.

Evaluating the IN signal

When you select cyclic synchronization, a **positive-going** edge at the IN input initiates the following on the IP 240:

- The actual value is set to the value of the zero offset
- Synchronization bit SYNC is set
- The position last transferred is immediately reactivated and
- In dependence on the current actual value,
 - range bits BEE1 to 3 and RICH are updated,
 - the enabled outputs are set and
 - the interrupts configured for the active position are generated.

The following steps are initiated on a **negative-going** signal edge at the IN input:

- The current actual value is stored in a final value register.
 You can read this final value from the IP together with the actual value (Section 10.16).
- Status bit **MESE** (measuring terminated) is set to show that the final value was stored.
- The interrupt allocated to status bit MESE is generated and the MES bit set in the interrupt request bytes.
- A check is made to see whether or not the final value has been read out from the IP. If it has not, status bit **UEBS** (Overwrite) is set.
- The interrupt allocated to status bit UEBS is generated and the UBS bit set in the interrupt request bytes.

Note

If the IN signal was already active when cyclic synchronization was selected, no synchronization takes place. The subsequent negative-going edge is not evaluated.




Fig. 10-29. Synchronization with an External Control Signal at the IN Input

Explanation:

A zero offset (NVER) of 1000 has been set prior to transfer of ZYSY=1.

The positive-going edge of the synchronization signal at the IN input sets the actual value to 1000.

a The current actual value (3000 or 4000) is stored as final value on the negative-going edge.

If actual value 3000 is not read prior to the second negative-going signal edge at the IN input, status bit UEBS is set and interrupt UBS generated, if configured.



As the IN signal is evaluated by the module firmware, note that an entire firmware cycle may lie between the occurrence and the detection of an edge. The counting procedure is thus started with a delay of t_1 (Fig. 10-30) and terminated with a delay of t_2 , resulting in an inaccuracy of the acquired counting pulses between positive-going and negative-going IN signal edge of max. 7.5 ms when the direction of counting is not changed.

Refer to Section 13.2 for a diagram of timing requirements.

The IN signal may not be active until 5 ms after the initial transfer of ZYSY=1.




Fig. 10-30. Acquisition of the IN Signal during Cyclic Synchronization

Warning

Cyclic synchronization is also allowed when the IP outputs are set. The position transferred goes into force immediately on an IN signal. The states of the outputs may thus change instantaneously, causing a short-term overlap.

A bounce-free switching element must be used to generate the IN signal.

10.13.4 Transferring Control Bits to Select a Synchronization Mode

Note the following when initializing the control bits to select a synchronization mode:

- You can select only one synchronization mode at a time.
- You must take configuring parameter DAV into account when initializing control bits DA1S and DA2S. The following bit combinations are permitted:

	DA1S	DA2S	DA1S	DA2S		DA1S	DA2S	DAIS	DA2S		DA1S	DA2S	DA1S	DA2S
=0	1	0	0	1	=1	1	1	0	1	=2	1	0	0	1

When transferring control bits for selecting a reference point approach, note that

- you may not transfer a position number with the control bits and
- the IP outputs must be disabled.

The following error flags are set when illegal bit combinations are transferred to the IP 240. Such illegal bit combinations are rejected.

Table 10-16. Contents of the DB and the Transfer Buffer for the Transfer of Control Bits

Data byte Data block	7	65		Bit 3	2 1	0	Offset in transfer buffer	Description
DL 36	AMSK	ZYSY SOS	SY HASY	DA2S	DA1S HAND	FREI	2	Control bits
DR 36	0		0	0		0	3	

Tranfer of control bits v	vithout position number
with control FB 168	in direct data interchange
The new control bits must be entered in DL 36 in the data block. Control FB 168 must be initialized as follows: : JU FB 168 NAME : STEU.POS : FKT : 20,0	 You must specify the following job numbers to transfer the control bits: For channel 1: 1A_H For channel 2: 2A_H To write the control bits, you need only transfer the byte with offset 2. If you also write the byte with offset 3, you must initialize this byte to "0".

10.14 Selecting a Position

Positioning is started by selecting a position. The IP 240 uses the position value for the position selected as the new setpoint, and computes the locations of ranges BEE1 to 3 from the specified distance values.

You can define the new target position

- by selecting the number of a position (1 to 254) whose position value has been stored on the IP 240 or
- by specifying a position value for position 0.

10.14.1 Selecting a Stored Position Between 1 and 254

You stored the position data for positions 1 to 254 on the IP 240 during configuring. To select a stored position, you must transfer the number of that position and the control bits to the IP.

Table 10-17. Contents of the DB and the Transfer Buffer for Transferring the Control Bits and the Position Number

Data byte in data block	7	6	5		lit 3	2	1	0	Offset in transfer buffer	Description
DL 35	0			0	0	-		0	0	
DR 35	27	2 ⁶	2 ⁵	24	2 ³	2 ²	2 ¹	20	1	New position to be approached (1 to 254)
DL 36	AMSK	ZYSY	SOSY	HASY	DA2S	DA1S	HAND	FREI	2	Control bits
DR 36	0			0	0			0	3	

Transferring the control bits and the with control FB 168	position number for positions 1 to 254 in direct data interchange
You must enter the new control bits in DL 36 in the data block. Specify the new position number as y value in the FKT parameter when you call FB 168. The FB enters this value in the data block in DR 35. Initialize control FB 168 as follows: : JU FB 168 NAME : STEU.POS	 You must specify one of the following job numbers to transfer the control bits and the new position number: For channel 1: 1A_H For channel 2: 2A_H.
FKT : 21,y y=new position number 1 to 254	If the bytes with offset 0 and 3 are also to be transferred, they must first be initialized to "0".

If you transfer position number 255, the current position number is retained. An error is flagged if you specify position number "0".

Note

The IP 240 accepts the specified position number only when control bit HAND is not set. In addition,

- · status bit SYNC must be set and the specified channel's outputs disabled or
- SOSY=1 or ZYSY=1 (if ZYSY=1 for the **first time**) must be transferred together with the position number.

You can set and transfer the following control bits together with the position number:

- AMSK to mask all interrupts,
- ZYSY or SOSY to select the synchronization mode,
- FREI to enable the outputs.

If you do not transfer the control bits in a direct data interchange with the IP 240, the old control bits are reevaluated.

Sequence for selecting a position between 1 and 254

1) Check to make sure that the IP outputs are disabled

A position number can be transferred only when the IP outputs are disabled. To check the state of the outputs, you must read the status area and evaluate bits DA1 and DA2 (Section 10.16 "Reading and Evaluating the IP Status Information").

2) Disable the outputs

You can disable the IP outputs by initializing the FREI bit to "0".

AMSK	ZYSY	SOSY		DA2S	DAIS	HAND	FREI
0/1	0	0	0	0	0	0	0

3) Transfer the new position number and the control bits After transferring the new position number with FREI=0, you can determine the relation of the current actual value to the new position value by reading the status area and evaluating status bits BEE1 to 3 and RICH.

4) a) Enable IP outputs with HAND=0 (IP outputs under module firmware control)

AMSK	ZYSY			DA2S	DA1S	HAND	
0/1	0	0	0	0	0	0	1

 b) Enable outputs with HAND=1 (IP outputs controlled by DA1S and DA2S via S5 CPU)

	•			DA2S	• • • • • • • • • • • • • • • • • • • •		
0/1	0	0	0	х	х	1	1

x) depending on the DAV parameter

If it is not necessary to disable the IP outputs, you can omit step 2 and transfer the new position number together with control bits FREI=1 and HAND=0 (thus combining steps 3 and 4). In this case, however, the module **sets** the outputs **immediately** in dependence on the actual value.

If you want to control the IP outputs over the S5 CPU, you must always initialize control bit FREI to 1 and control bit HAND to 1 every time you write the new position number.

10.14.2 Selecting Position 0

The data for position 0 is not stored on the IP 240.

To select position 0, you must transfer the new position value. The IP 240 interprets this value as the new target position when the actual value was previously synchronized (status bit SYNC=1). You can also select position 0 when the IP outputs are set, thus making it possible to modify the positioning procedure currently in progress without resetting the IP outputs.

Note

Since position 0 can also be selected when the IP outputs are set, instantaneous switching of the outputs is possible.

Together with the position value, you can also

- specify distance values for ranges BEE1 to 3
- set bit GAUE (D44/8) to indicate that the distance values stored on the IP for positions 1 to 254 are to be used. In this case, any newly specified distance values are checked, but otherwise ignored.

Valid position data for position 0

The position value and the distance values may be assigned the following values:

Range of values for	Range limits	Number forma		
the position value for a linear axis	-9,999,999 to +9,999,999	Binary •	BCD •	
the position value for a rotary axis	0 to [final value for rotary axis - 1]	•	•	
the distance values for ranges BEE1 and BEE2 (additional values for rotary axis)	0 to 999,999, (but not exceeding 0,5·[final value for rotary axis])	•		
the distance value for range BEE3 (additional value for rotary axis)	0 to 65,535, (but not exceeding 0,5·[final value for rotary axis])	•		

Note the following when defining the distance values:

Distance value for range BEE1 distance value for range BEE2 distance value for range BEE3

Data byte				Bi					Offset			
Data block	7	6	5	4	3	2	1	0	in transfer buffer	Description		
DL 37				S	E				0	Position value, in binary		
DR 37	2 ²³	2 ²²	2 ²¹	2 ²⁰	2 ¹⁹	2 ¹⁸	2 ¹⁷	2 ¹⁶	1	in ondi y		
DL 38	2 ¹⁵	2 ¹⁴	2 ¹³	2 ¹²	2 ¹¹	2 ¹⁰	2 ⁹	2 ⁸	2	A negative value is in two's complement representation		
DR 38	27	2 ⁶	2 ⁵	24	2 ³	2 ²	2 ¹	20	3	SE=Sign extension		
DL 37	SG					1() ⁶		0	Position value, In BCD		
DR 37		10)5			10)4		1			
DL 38		10)3		10 ²				2	"111" must be entered in the high-order nibble of DL 37		
DR 38		1()1			1() ₀		3	(SG) for a negative value.		
DL 39	0		•	0	0			0	4			
DR 39	0			0	2 ¹⁹	2 ¹⁸	2 ¹⁷	2 ¹⁶	5	Distance value for range BEE1		
DL 40	2 ¹⁵	2 ¹⁴	2 ¹³	2 ¹²	2 ¹¹	2 ¹⁰	2 ⁹	2 ⁸	6			
DR 40	27	2 ⁶	2 ⁵	24	2 ³	2 ²	2 ¹	20	7			
DL 41	0		•	0	0			0	8			
DR 41	0		•	0	2 ¹⁹	2 ¹⁸	2 ¹⁷	2 ¹⁶	9	Distance value for range BEE2		
DL 42	2 ¹⁵	2 ¹⁴	2 ¹³	2 ¹²	2 ¹¹	2 ¹⁰	2 ⁹	2 ⁸	10			
DR 42	27	2 ⁶	2 ⁵	24	2 ³	2 ²	2 ¹	20	11			
DL 43	2 ¹⁵	2 ¹⁴	2 ¹³	2 ¹²	2 ¹¹	2 ¹⁰	2 ⁹	2 ⁸	12	Distance value for		
DR 43	27	2 ⁶	2 ⁵	24	2 ³	2 ²	2 ¹	20	13	range BEE3		
DL 44	0		•	0	0	0	0	GAUE	14	Control bit GAUE		

 Table 10-18.
 Contents of the DB and the Transfer Buffer for Writing Position 0

Transferring the posit with control FB 168	ion data for position 0 in direct data interchange
You must specify one of the following job numbers to transfer the position data for position 0:	You must specify one of the following job numbers to transfer the position data for position 0: • For channel 1: 18 _H
: JU FB 168 NAME : STEU.POS	 For channel 2: 28_H If you also want to transfer the bytes with
: FKT : 22,0	offset 4 and 8, you must first initialize them to "0".

10.15 Controlling the Digital Outputs During Positioning

You can use IP outputs D1 and D2 to

- change the traversing speed or
- control the direction of travel.

If there are two speeds and two directions of travel, you require two additional PLC digital outputs to implement the additional function. These outputs must be controlled via the S5 CPU. The IP 240 supports this with status bits and interrupts to indicate when the digital outputs have to be set or reset. For this reason, this section is subdivided into two subsections, i.e. "Controlling the IP Outputs" and "Controlling the PLC Outputs".

10.15.1 Controlling the IP Outputs

During positioning, the IP outputs can be set and reset by the IP 240 module firmware or via the S5 CPU over control bits.

Control bits FREI and HAND

Control bit **FREI** is used to enable the specified channel's IP outputs at the supraordinate level. An IP output can be set only when FREI=1 has been transferred to the IP 240. If outputs are set and FREI=0 is transferred, the outputs are reset.

Control bit **HAND** is used to specify whether the IP 240 module firmware is to control the outputs or whether they are to be controlled via the S5 CPU over control bits.

Hand=0 The outputs are to be controlled by the module firmware in dependence on the actual value.

Hand=1 The outputs are to be controlled on the basis of control bits DA1S and DA2S.

Control of the IP outputs by the module firmware (Hand=0)

When Hand=0, the IP 240 controls setting, switching and resetting of the IP outputs. You can initialize the DAV parameter when you structure the channel to define the purpose for which the outputs are to be used. The table below shows the three possible initialization values for the DAV parameter and what these values mean.

	DA	IP controls V=0	s the speed DAV		IP controls DA\	the direction /=2
Output active	Rapid traverse	Creep speed	Rapid traverse	Creep speed	Positive direction	Negative direction
IP output D1	•		•		•	
IP output D2		•	•	•		•

Control bits for firmware control of the IP outputs

	ZYSY	1 St 15 Y	HASY	1 JA/2	DA1S		FREI
0/1	0	0	0	0	0	0	1

Controlling the IP outputs via the S5 CPU (HAND=1)

You can define the states which the IP outputs are to assume via the S5 CPU using control bits **DA1S** and **DA2S**.

DAnS=1 Output Dn is to be set.

DAnS=0 Output Dn is to be reset.

The IP 240 accepts HAND=1 only when the IP outputs are disabled (status bits DA1/DA2=0) and no position number is included in the control bit transfer.

Control bits for S5 CPU control of the IP outputs

				DA2S	DA1S		FREI
0/1	0	0	0	х	Х	1	1

x) depending on the DAV parameter

The permissible combinations of DA1S and DA2S depend on the DAV parameter, and are checked by the module firmware. If an illegal bit combination is transferred, an error is flagged and the bit combination rejected.

The following bit combinations are permitted:

DAV	DA15	DA2S	DA15	DA2S	DAV _		DA2S	DA1S	DA2S	DAV	DA1S	DA2S	DA1S	DA2S
=0	1	0	0	1	=1	1	1	0	1	=2	1	0	0	1

Disabling the IP outputs via control bit FREI (FREI=0)

You can disable the active outputs of a channel by transferring FREI=0 to the IP 240. The outputs remain disabled until you transfer FREI=1. If you interrupt positioning with FREI=0, the outputs are not reenabled until a new position number has been selected. You can transfer the new position number when you

- disable the outputs (FREI=0) or
- reenable the outputs (FREI=1).

Control bits for disabling the IP outputs

	ZYSY	SOSY	HASY	DA2S	DA1S	HAND	FREI
0/1	0	0	0	0/1	0/1	0/1	0

Control FB 168 provides a special function number (FKT=20,1) for disabling the outputs. When this function number is initialized, the FB sets the FREI bit to "0" in the specified function block, then transfers the control bits to the IP 240.

Note

Starting positioning in the vicinity of range BEE1 or BEE2 may result in a change from rapid traverse to creep speed and in disabling of the outputs under starting conditions. To prevent this, you must evaluate the IP 240 status info (status bits and actual value) following transfer of the target position with FREI=0 before enabling the outputs with FREI=1.

Data byte Data block	7	6 !	E 5 4	lit 3	2 1	0	Offset in transfer buffer	Description
DL 36	AMSK	ZYSY SC	DSY HASY	DA2S	DA1S HAND	FREI	2	Control bits
DR 36	0		0	0		0	3	

Table 10-19.	Contents of the DB and the Transfer Buffer for Transferring the Control Bits

Transfer of th	ne control bits
with control FB 168	in direct data interchange
Yo must enter the new control bits in the data block in DL 36. Initialize the FB 168 as follows to transfer the control bits:	 You must specify the following job numbers to transfer the control bits: For channel 1: 1A_H For channel 2: 2A_H
Initialize the FB as follows to disable the IP outputs with FREI=0 : JU FB 168 NAME : STEU.POS : FKT : 20,1	If you also want to transfer the byte with offset 3, you first initialize it to "0".

10.15.2 Controlling the PLC Outputs

Depending on how the IP 240 was configured, the auxiliary digital outputs are required to change the traversing speed or to control the direction.

The IP 240 provides the following status bits to control these outputs:

- Direction bit RICH:
 - RICH=1 Traverse in negative direction (descending actual value).
 - RICH=0 Traverse in positive direction (ascending actual value).
- Range bits BEE1, BEE2 and BEE3:
 - BEEn=1 The actual value is outside the corresponding range.
 - BEEn=0 The actual value is within the corresponding range.

To evaluate the RICH and BEE1 to 3 bits, transfer the position number with FREI=0, wait for the status bits, and then enable the IP outputs with FREI=1.

- Error bit ZBEV:
 - ZBEV=1 The target range of the position (range BEE3) was exited without selection of a new position
- Reversal bit RIUM:
- RIUM=1 The BEE2 range was exited. This bit can be used to reverse the direction of travel when a position was "overrun".

When you configure the IP 240, you can allocate bits BEEn=0, ZBEV=1 and RIUM=1 to interrupt bits to trigger an interrupt, thus making it possible to control the auxiliary digital outputs via the interrupt service routine. Each interrupt is generated only once for a given position.

10.16 Reading and Evaluating the IP Status Information

This includes:

- the current (feedback) position number ٠
- ٠ the status bits
- the current actual value
- the stored final value (is entered only in cyclic synchronization mode)

Data byte in data block	7	6	5	Bi 4	t 3	2	1	0	Offset in transfer buffer	Description
DL 28	0			0	0			0	0	
DR 28	27	2 ⁶	2 ⁵	24	2 ³	2 ²	2 ¹	2 ⁰	1	Feedback position number
DL 29	0	0	RIUM	ZBEV	UEBS	DRBR	NPUE	UEBL	2	Status bits
DR 29	DA2	DA1	MESE	BEE3	BEE2	BEE1	RICH	SYNC	3	
DL 30				S	E				4	Actual value in binary
DR 30	2 ²³	2 ²²	2 ²¹	2 ²⁰	2 ¹⁹	2 ¹⁸	2 ¹⁷	2 ¹⁶	5	
DL 31	2 ¹⁵	2 ¹⁴	2 ¹³	2 ¹²	2 ¹¹	2 ¹⁰	2 ⁹	2 ⁸	6	A negative value is in two's complement representation.
DR 31	2 ⁷	2 ⁶	2 ⁵	24	2 ³	2 ²	2 ¹	20	7	SE=Sign extension
DL 30		ç	SG			1	06		4	Actual value In BCD
DR 30		1	05			1	04		5	
DL 31		1	0 ³			1	0 ²		6	"1111" is entered in the high-order nibble of DL30.
DR 31		1	0 ¹			1	00		7	(SG) for a negative number
DL 32				S	E				8	Final value in binary
DR 32	2 ²³	222	2 ²¹	220	2 ¹⁹	2 ¹⁸	2 ¹⁷	2 ¹⁶	9	······································
DL 33	2 ¹⁵	2 ¹⁴	2 ¹³	2 ¹²	2 ¹¹	2 ¹⁰	2 ⁹	2 ⁸	10	A negative value is in two's complement representation.
DR 33	2 ⁷	2 ⁶	2 ⁵	2 ⁴	2 ³	2 ²	2 ¹	20	11	SE=Sign extension
DL 32	SG 10 ⁶							8	Final value in binary	
DR 32		1	0 ⁵			1	04		9	
DL 33	10 ³					10 ²		10	"1111" is entered in the high-value nibble of DL32	
DR 33		1	01			1	0 0		11	(SG) for a negative number.

Table 10-20. Contents of the DB and the Transfer Buffer on Reading the Status Information

Reading the status info with control FB 168	rmation from the IP 240 in direct data interchange
You must initialize FB 168 as follows to read the status info: : JU FB 168	 You must specify the following job numbers to read the status info: For channel 1: 1B_H For channel 2: 2B_H
NAME : STEU.POS : FKT : 1,0	
The FB reads the status info from the IP 240 and transfers it to DW 28 to 33 of the speci- fied data block.	Following transfer of the job number, the IP 240 makes the status info available in the transfer buffer.

Evaluating the status information

Feedback position number

When a position is called, the position number is stored on the IP 240 as feedback position number. If synchronization bit SYNC is set, status bits BEE1, BEE2, BEE3, RICH, ZBEV and RIUM and their interrupt bits relate to this position number.

If you have not yet transferred a position number, or if the last position number was invalid, the IP 240 enters the value "255".

A position is invalid when

- an error occurred during actual value acquisition (DRBR, NPUE, UEBL).
- a reference point approach was selected or
- synchronization with an external control signal was selected via a one-shot transfer of ZYSY=1.

The status bits

The status bits are updated on the IP 240 in every firmware cycle.

Status bit	Bit is "1"	Bit is "0"
SYNC (synchro-		The actual value is no longer synchro- nized
nization)	 The actual value is synchronized via a reference point approach via software-controlled synchronization via an external control signal 	 Synchronization no longer available when a reference point is reselected. when resynchronization with an external control signal is initiated. when an error occurs during actual value acquisition (DRBR, NPUE, UEBL).

Status bit	Bit is "1"	Bit is "0"
RICH (direction)	Actual value not yet synchronized or no pos. no. active	
	- The target position must be approached from a negative direction (descending actual value).	
BEE1 BEE2 BEE3	BEE1 BEE1 BEE1 BEE2 BEE2 Target BEE2 BEE2 Target BEE2 BEE2 BEE2 BEE3 BEE2 BEE3 BEE3 BEE3	BEE3 BEE2 BEE1 position ZBEV RIUM
Positioning BEE1	Actual value not yet synchronized or no pos. no. active	
BEE2 BEE3	Actual value outside relevant range.	Actual value at range limits or within relevant range.
Reference point BEE1	Preliminary contact not yet reached.	Preliminary contact reached.
approach (HASY=1)	The preliminary contact was exited and BEE1=0 was read out from the IP 240 at least once.	
BEE2	Reference point not yet reached. Reference point approach mode exi- ted because HASY=0 transferred.	Reference point reached.
ZBEV (target range exited)	Actual value exited range BEE3 with- out a new position number having been transferred.	New position number was transferred to IP 240.
	Note: ZBEV is not set when the channel was configured approached from a negative direction.	d with backlash compensation and range BEE2 is

Status bit	Bit is "1"	Bit is "0"
RIUM (Reversal of direction)	Actual value exited range BEE2. Rever- sal of direction of travel is possible.	
		A new position number was trans- ferred to the IP 240.
DA1 DA2 (IP output 1/2)	The relevant output is set.	Relevant output is reset.
DRBR (Wirebreak)	IP 240 detected wirebreak in symme- trical encoder.	 Error was rectified and the status info was read once with DRBR=1 or the interrupt request bytes were read and the DRBR triggered the interrupt.
NPUE (Zero mark monitoring)	IP 240 detected zero mark error.	 The status info was read once with NPUE=1 or the interrupt request bytes were read and NPUE triggered the interrupt.
UEBL (Overrange)	Actual value exited zero value range and entered the overrange.	 The status info was read once with UEBS=1 or the interrupt request bytes were read and NPUE triggered the interrupt.
MESE UEBS	The MESE and UEBS bits are relevant only when selected	synchronization with an external control signal was
(ZYSY=1) MESE (Measuring terminated)	IP 240 detected a negative edge of the synchronization signal at the IN input and stored the current actual as final value.	- The final value was read.
UEBS (Final value overwritten)	Following a negative edge of the syn- chronization signal, the old final value was overwritten with the new final value without the old final value hav- ing been read.	 The status info was read once with UEBS=1 or the interrupt request bytes were read and UEBS triggered the interrupt.

When they have been read, status bits NPUE, UEBL, MESE and UEBS are reset on the IP 240, i.e. these bits can be read out only once.

The actual value

The actual value is updated on the IP 240 in every firmware cycle.

Depending on how the channel was configured, the actual value is made available in either binary or BCD code.

The final value

The final value is updated only when synchronization with an external control signal was selected in parallel with actual value acquisition.

In this synchronization mode, the control signal at the IN input is used as synchronizing pulse:

- a positive edge of the IN signal initiates synchronization,
- a negative edge of the IN signal stored the current actual value as final value (of a count).

The final value is made available in either binary or BCD, depending on how the channel was configured.

10.17 Reading the Interrupt Request Bytes

During configuring, you specify which status bits are to trigger an interrupt. When an interrupt is generated (system interrupt or process interrupt), the S5 CPU invokes an interrupt service OB in which the IP 240's interrupt request bytes must be read. These bytes tell you which channel and which event triggered the interrupt.

When the interrupt request bytes are read,

- the bits in the interrupt request bytes on the IP 240 are reset,
- the interrupt request to the S5 CPU is revoked,
- status bit UEBL, DRBR, NPUE or UEBS is reset, depending on which triggered the interrupt.

Since the interrupt request bytes are read for both channels and the current state can be read out from the IP 240 only **once**, only the data block specified in control FB 168 can be immediately updated.

The interrupt request bytes shown in Table 10-21 are based on the assumption that both IP channels are being operated in positioning mode.

Reading the inter	rupt request bytes
with control FB 168	in direct data interchange
You must initialize FB 168 as follows to read the interrupt request bytes:	You must specify 31_{H} as job number for channels 1 and 2 to read the interrupt request bytes.
: JU FB 168 NAME : STEU.POS :	
FKT : 3,0	Following transfer of the job number, the
The FB reads the interrupt request bytes and	IP 240 makes the interrupt request bytes
transfers them to DW 20 to 21.	available in the transfer buffer.


Data byte in data block	7	6	5	E 4	Bit 3	2	1	0	Offset in transfer buffer	Description
DL 20	0	0	RIU	ZBV	UBS	DRB	NPU	UEB	0	Interrupt request
DR 20	RICH	0	MES	BE3	BE2	BE1	0	0	1	bytes for channel 1
DL 21	0	0	RIU	ZBV	UBS	DRB	NPU	UEB	2	Interrupt request
DR 21	RICH	0	MES	BE3	BE2	BE1	0	0	3	bytes for channel 2

 Table 10-21.
 Contents of the DB and the Transfer Buffer on Reading the Interrupt Request Bytes

The bit that is "1" shows the cause of the interrupt. When evaluating the interrupt request bytes, note that several bits may be "1".

Direction bit RICH has been included in the interrupt request bytes. This bit mirrors the current state of the RICH bit in the status area. It does not relate to the state of this bit when the interrupt occurred.

Interrupt bit	Bit is "1"					
BE1 BE2 BE3	BEE1 BEE2 BEE3 BEE2 BEE1 BEE3 BEE3 BEE2 BEE1 Target Target Target position					
Positioning BE1 BE2 BE3	Relevant range entered.					
Reference BE1	Preliminary contact reached.					
point approach BE2	Reference point reached.					
ZBV (Target range exited) The actual value has exited range BEE3 without a new position r ving been selected.						
RIU (Reversal of direction) The actual value has exited range BEE2. A reversal of the direction of me						
	sation was configured, interrupts BE2, BE3 and ZBV are generated during positioning only when rered from a positive direction.					



Interrupt bit	Bit is "1"
DRB (Wirebreak)	The IP 240 detected a wirebreak in a symmetrical encoder.
NPU (Zero mark monitoring)	The IP 240 detected a zero mark error.
UEB (Overflow)	The actual value has exited the valid actual value range and entered the overrange.
MES UBS	The MES and UBS bits are relevant only when synchronization with an external control signal was selected in parallel with actual value acquisition.
MES (Measuring terminated)	The IP 240 detected a negative edge of the synchronization signal at the IN input and stored the current actual value as final value.
UBS (Over- written)	Following a negative edge of the synchronization signal, the old final value was overwritten with the new final value without the old final value having been read.

10.18 Modifying the Position Data and the Zero Offset

The position values, the distance values of the switching and signalling ranges and the zero offset are transferred to the IP 240 for the first time during configuring. After configuring, you can modify these data. The position numbers are defined during the configuring phase only; they cannot be subsequently modified, nor can new position numbers be defined.

To prevent data interchange from unduly increasing the channel's response time, you can transfer new position values only when the IP outputs are disabled. Over the STEP 5 program, you must ensure that the increase in the cycle time does not excessively on-load the other IP channel. You can check the state of the IP outputs by reading status bits DA1 and DA2. If it is necessary to disable the outputs, you can do so by transferring control bit FREI=0.

Range of values for	Range limits	Number format			
-	2	Binary	BCD		
The position value for a linear axis	-9,999,999 to+9,999,999	•	•		
The position value for a rotary axis	0 to [final value for rotary axis - 1]	•	•		
The distance values for ranges BEE1, BEE2 and BEE3 (additional values for a rotary axis)	0 to 999,999 (but not exceeding 0.5.[final value for rotary axis])	•	•		
Zero offset (additional values for a rotary axis)	-9,999,999 to+9,999,999 (but not exceeding [final value for rotary axis])	•	•		

The following ranges of values are permissible for new data:

Note the following when choosing the distance values:

Distance for range BEE1 distance for BEE2 distance for BEE3

The modified data go into force as soon as they are transferred. The IP 240 updates the status bits and generates any pending interrupts. However, the IP outputs are not set. To set the outputs, you must retransfer the position number.

10.18.1 Modifying the Position Value

When you want to change a position value for position 1 to 254, you must specify the new position value and the associated position number. You can modify two position values per data interchange. If you transfer "255" as position number, the associated position value is not evaluated.

Data byte in data block	7	6	5	Bit 4	3	2	1	0	Offset in transfer buffer	Description		
DL n	0			0	0			0	0			
DR n	2 ⁷	2 ⁶	2 ⁵	24	2 ³	2 ²	2 ¹	2 ⁰	1	1st position number		
DL n+1	SE								2	1st position value in binary		
DR n+1	2 ²³	2 ²²	2 ²¹	2 ²⁰	2 ¹⁹	2 ¹⁸	2 ¹⁷	2 ¹⁶	3	A negative value must be		
DL n+2	2 ¹⁵	2 ¹⁴	2 ¹³	2 ¹²	2 ¹¹	2 ¹⁰	2 ⁹	2 ⁸	4	represented as two's comple- ment.		
DR n+2	27	2 ⁶	2 ⁵	24	2 ³	2 ²	2 ¹	20	5	SE=Sign extension		
DL n+1		S	G			1()6		2	1st position value In BCD		
DR n+1		1(Ŋ5			1()4		3	"1111" must be entered in		
DL n+2		10 ²				4	the high-order nibble of DL n+1 (SG) for a negative					
DR n+2		1(D1		10 ⁰				5	number.		
DL n+3	0			0	0			0	6			
DR n+3	27	2 ⁶	25	24	2 ³	2 ²	2 ¹	2 ⁰	7	2nd position number		
DL n+4				S	E				8	2nd position value in binary		
DR n+4	2 ²³	2 ²²	2 ²¹	220	2 ¹⁹	2 ¹⁸	2 ¹⁷	2 ¹⁶	9	A negative value must be		
DL n+5	2 ¹⁵	2 ¹⁴	2 ¹³	2 ¹²	2 ¹¹	2 ¹⁰	2 ⁹	2 ⁸	10	represented as two's com- plement.		
DR n+5	27	2 ⁶	2 ⁵	24	2 ³	2 ²	2 ¹	20	11	SE=Sign extension		
DL n+4		S	G			10)6		8	2nd position value in BCD		
DR n+4	10 ⁵					10 ⁴			9	"1111" must be entered in		
DL n+5	10 ³					10 ²			10	the high-order nibble of DL n+4 (SG) for a negative		
DR n+5		1(10 ¹ 10 ⁰ 11					11	number.			

Table 10-22. Contents of the Data Block and the Transfer Buffer for Modifying Position Values

n= 57+3 • (number of the entry)

Transferring new position	values for positions 1 to 254
with control DB 168	in direct data interchange
You must first update the position values in the DB. Using FB 168, you can then transfer either one or two position entries to the IP 240. You must initialize the FB as follows:	 You must specify the following job numbers to transfer the new position values: For channel 1: 11_H For channel 2: 21_H
: JU FB 168 NAME : STEU.POS : FKT : 41,y y=Number of the entry to be transferred; must be a number between 1 and 255	If you want to change only one position value, you must specify "255" for the second position number.
FKT : 42,y y=Number of the first of the two entries to be transferred; must be a number between 1 and 255	
Note that the number of the entry in the data block, not the position number , must be specified when you call the FB.	If the bytes with offset 0 and 6 are also to be transferred, they must first be set to "0".

Example:

Modified position values for entries 8 and 9 are to be transferred to the IP 240. The data block containing these data is DB12. Errors are to be flagged in flag byte FY 12.

: JU FB 168 NAME : STEU.POS DBNR. : KF + 12 FKT : KY 42,8 = Transfer the data beginning with entry 8 PAFE : FY 12

If you transfer two position values and one of them is errored, only the errored data is rejected.

Positions in excess of 65 require a DB comprising more than 256 words. Data words with a data word number greater than 255 can be addressed only with the supplementary STEP 5 commands (system operations) (Section 10.24).

Table 10-23	. Cont	ents of	the	Data E	Block	and th	ne Tra	nsfer	Buffer for	Changing Distance Valu
Data byte in data block	7	6	5	Bit 4	3	2	1	0	Offset in transfer buffer	Description
DL 50	0			0	0			0	0	
DR 50	0		I.	0	2 ¹⁹	2 ¹⁸	2 ¹⁷	2 ¹⁶	1	Distance value for range BEE1
DL 51	2 ¹⁵	2 ¹⁴	2 ¹³	2 ¹²	211	2 ¹⁰	2 ⁹	2 ⁸	2	Binary
DR 51	27	2 ⁶	2 ⁵	24	2 ³	2 ²	2 ¹	20	3	
DL 50		0				()		0	Distance value
DR 50		105	5			1() ⁴		1	for range BEE1
DL 51	10 ³					1(J2		2	BCD
DR 51		10 ¹	I			1(D 0		3	
DL 52	0			0	0			0	4	
DR 52	0			0	2 ¹⁹	2 ¹⁸	2 ¹⁷	2 ¹⁶	5	Distance value for range BEE2
DL 53	2 ¹⁵	2 ¹⁴	2 ¹³	2 ¹²	211	2 ¹⁰	2 ⁹	2 ⁸	6	Binary
DR 53	27	2 ⁶	2 ⁵	24	2 ³	2 ²	2 ¹	20	7	
DL 52		0			0				4	Distance value
DR 52		10 ⁵	5		10 ⁴				5	for range BEE2
DL 53		10 ³	3			1() ²		6	BCD
DR 53		10 ¹	I			1() ₀		7	
DL 54	0		i.	0	0			0	8	
DR 54	0			0	2 ¹⁹	2 ¹⁸	2 ¹⁷	2 ¹⁶	9	Distance value for range BEE3
DL 55	2 ¹⁵	2 ¹⁴	2 ¹³	2 ¹²	2 ¹¹	2 ¹⁰	2 ⁹	2 ⁸	10	Binary
DR 55	27	2 ⁶	2 ⁵	24	2 ³	2 ²	2 ¹	20	11	2
DL 54			()		8	Distance value			
DR 54			1(J4		9	for range BEE3			
DL 55		10 ²				10	BCD			
DR 55			1() 0		11				

10.18.2 Changing the Distance Values for Ranges BEE1 to BEE3

Transferring modified distance values with control FB 168	for the switching and signalling ranges in direct data interchange
You must first enter the new distance values in the data block. Initialize the FB as follows:	 You must specify the following job numbers to transfer the new distance values: For channel 1: 10_H For channel 2: 20_H
: JU FB 168 NAME : STEU.POS :	If the bytes with offset 0, 4 and 8 are also
FKT : 6,0	transferred, they must first be set to "0".

10.18.3 Changing the Zero Offset

You can specify either a relative or an additive zero offset (NVER). The actual value is modified as follows when a zero offset is transferred:

Relative zero offset

Actual_{new}=Actual_{old} + Zero offset_{rel., new} - Zero offset_{rel., old}

Additive zero offset

Actualnew=Actualold + Zero offsetadd., new

You can transfer relative or additive zero offsets in any order. Note, however, that the next relative zero offset to follow an additive zero offset is based on the value NVER rel..old=0.

Example: Actual value=0

NVER	=	1000 is specified as relative zero offset: Actual value=1000
NVER	=	500 is specified as additive zero offset: Actual value=1500
NVER	=	2000 is specified as relative zero offset: Actual value=3500
NVER	=	1500 is specified as relative zero offset: Actual value=3000

Every time the actual value is synchronized, it is set to the value of the zero offset last transferred, regardless of whether this was a relative or an additive zero offset.

In direct data interchange, the ADD bit is used to specify the type of zero offset: ADD=0 for a relative zero offset ADD=1 for an additive zero offset

Data byte in data block	7	6	5	Bit 4	3	2	1	0	Offset in transfer buffer	Description
DL 45	0			0	0			0	0	
DR 45	0	0	0	0	0	0	0	ADD	1	Control bit ADD
DL 46				S	E	2	Zero offset in binary			
DR 46	2 ²³	2 ²²	2 ²¹	2 ²⁰	2 ¹⁹	2 ¹⁸	2 ¹⁷	2 ¹⁶	3	in onlary
DL 47	2 ¹⁵	2 ¹⁴	2 ¹³	2 ¹²	2 ¹¹	2 ¹⁰	2 ⁹	2 ⁸	4	A negative value must be given as two's complement.
DR 47	27	2 ⁶	2 ⁵	2 ⁴	2 ³	2 ²	2 ¹	2 ⁰	5	SE=Sign extension
DL 46	DL 46 SG					1() 6		2	Zero offset
DR 46		10 ⁵ 10 ⁴							3	"1111" must be entered in
DL 47		10 ²				4	the high-order nibble of DL 46 (SG) for a negative			
DR 47		10)1			10	D 0		5	number.

Table 10-24. Contents of the Data Block and the Transfer Buffer for Changing the Zero Offset

Transferring	a zero offset					
with control FB 168	in direct data interchange					
The new zero offset value must be entered in DW 46 to 47. The type of zero offset is specified when you initialize the FB. Initialize the FB as follows:	 You must specify the following job numbers to transfer a new zero offset: For channel 1: 19_H For channel 2: 29_H 					
: JU FB 168 NAME : STEU.POS	Select the type of zero offset via bit 0 of offset 1.					
FKT : 5,y y=0 Relative zero offset y >0 Additive zero offset						
The function block transfers the relevant identifier to data word 45.	The byte with offset 0 must be set to "0".					

10.19 Interrupting Positioning and Skipping of a Position

Positioning is interrupted when

• control bit FREI=0 is transferred.

In this case, the outputs are disabled but the old position number is retained. If the actual value changes (e.g. due to transfer of a zero offset), the status bits are matched to this position number and any pending interrupts generated in dependence on the actual value. You can enable the outputs by transferring FREI=1. The position number must be reselected.

• an error occurs during signal acquisition (overrange, wirebreak/short-circuit in a symmetrical encoder or a zero mark error).

When an error occurs,

- the IP outputs are immediately disabled when they are under the control of the IP 240 module firmware (HAND=0),
- the old position is invalidated and "255" entered as feedback position number and
- the SYNC bit is set to "0".

Skipping of a position

If a position is "skipped" because of excessively fast changes in the actual value, all interrupts still pending for this position are generated and the outputs are disabled (LOSE=0).

10.20 Start of Positioning within a BEE Range

If the actual value is already within a BEE range when a position is selected, the associated interrupts are generated immediately.

Actual value is in range BEE3 (target range)

If you structured the IP 240 for backlash compensation, note the following:

In order to ensure that each position is always approached from the same direction, the target range must first be exited. To do this, you can either specify another position with a lower position number or you can control the IP outputs over the S5 CPU.

The following steps are required to exit the target range via output control:

- By controlling the outputs via the S5 CPU, the target range must be exited in a negative direction. To do this, you must initialize control bits DA1S and DA2S in accordance with the DAV parameter, and transfer them together with HAND=1 and FREI=1.
- When status bit RIUM or interrupt bit RIU is "1", the BEE2 range has been exited.
- The IP outputs must be disabled via the S5 CPU.
- Reselect the position and enable the IP outputs.

Actual value is in range BEE2

If the actual value is within range BEE2 and outside the target range when the target position is selected, the target range must be approached by controlling the IP outputs via the S5 CPU or the drive must be moved out of range BEE2 and positioning repeated. This requires the same steps as those needed to exit the target range.

If the channel was structured for backlash compensation and the actual position is above the target position (RICH=1), output D2 is automatically set if the IP outputs have been enabled. When the BEE2 range is exited, the IP output must be reset via the S5 CPU by transferring control bit FREI=0 to the IP 240.

The following table shows you how the IP 240 uses the various combinations of status bits BEE1 to BEE3 to set the IP outputs and generate interrupts. Note the differences produced by backlash compensation/no backlash compensation.



Table 10-25. IP Responses at the Start of Positioning

		e stat	us	Without backlash compensation										
bits fo selec targel	tion ol	f the n	Not WW	Outpi DAV :		DAV	=1	DAV		Inter gene				
BEE1	BEE2	BEE3	RICH	D1	D2	D1	D2	D1	D2	BE1	BE2	BE3		
1	1	1	0	Х		Х	Х	Х						
0	1	1	0		Х		Х	Х		Х				
0	0	1	0							Х	Х			
0	0	0	0							Х	Х	X		
0	0	0	1							Х	Х	X		
0	0	1	1							Х	Х			
0	1	1	1		Х		Х		Х	Х				
1	1	1	1	Х		Х	Х		Х					

State			us		With backlash compensation										
bits fo selec targel	tion o	i the n		Outpi DAV :		DAV	=1					rrupts erated			
BEE1	BEE2	BEE3	RICH	D1	D2	D1	D2	D1	D2	BE1	BE2	BE3			
1	1	1	0	Х		Х	Х	Х							
0	1	1	0		Х		Х	Х		Х					
0	0	1	0							Х	Х				
0	0	0	0							Х	Х	Х			
0	0	0	1							Х	Х	Х			
					××		×		X	X					
0	1	1	1		Х		Х		Х	Х					
1	1	1	1	Х		Х	Х		Х						

X=Output is set or an interrupt generated and the corresponding interrupt bits are set

E.g.: Start in zone

BEE2=0/BEE3=1 RICH=1 Interrupt BE1 DA2=1 The drive is between cut-off point and target range. The drive is above the target position. The drive must traverse at creep speed .

The drive switched on to "overrun the position" via D2.

10.21 Positioning with the IP 240

The flowchart below illustrates the functional sequence for positioning with the IP 240. In the examples, no checks are made for errors such as skipping of a position or wirebreak.







Fig. 10-31. Positioning with the IP 240 Controlling the Speed, without Backlash Compensation, Axis with Two Speeds and Two Directions of Travel



10.21.2 Positioning with the IP Controlling the Direction

Fig. 10-32. Positioning with the IP 240 Controlling the Direction of Travel, with Backlash Compensation, without Rotary Axis, Axis with One Speed and Two Directions of Travel

10.22 Error Processing Following Positioning Control

Errors occurring during transfer of data to the IP are flagged

- in the PAFE byte when FB 168 is used and
- in the IP's status register when using direct data interchange (Chapter 11).



The PAFE byte or IP 240 status register must be evaluated after every data interchange. In the event of an error, it may be necessary to interrupt positioning instantaneously by disabling the outputs.

Errors in FB parameters are detected by the FB and described in more detail in DW13 of the specified data block. The FBs must be reinvoked after correcting the relevant parameters. The data transferred is checked by the IP 240 module firmware. If an error is detected,

- the incorrect values are rejected. The only exception is control bit FREI=0. The channel's outputs are also disabled if an illegal control bit combination or invalid position number is detected.
- a detailed description of the error is entered in the "error flag" area on the IP.

Reading the error f	lags from the IP 240
with control FB 168	in direct data interchange
FB 168 reads the error flags automatically when an error is detected. The data is transferred to DW 8 to 10.	You must specify job number 01 _H to read the error flags. The IP then makes these flags available in the transfer buffer.

Table 10-26. Contents of the Data Block and the Transfer Buffer on Reading Error Flags

Data byte in data block	7	6	5	E 4	3it 3	2	1	0	Offset In transfer buffer	Description
DL 8	27	2 ⁶	2 ⁵	24	2 ³	2 ²	2 ¹	20	0	Error no. 3
DR 8	27	26	2 ⁵	24	2 ³	2 ²	2 ¹	20	1	Extension to error no. 3
DL 9	27	2 ⁶	2 ⁵	2 ⁴	2 ³	2 ²	2 ¹	20	2	Error no. 2
DR 9	27	2 ⁶	2 ⁵	24	2 ³	2 ²	2 ¹	20	3	Extension to error no. 2
DL 10	27	2 ⁶	2 ⁵	24	2 ³	2 ²	2 ¹	20	4	Error no. 1
DR 10	2 ⁷	2 ⁶	2 ⁵	24	2 ³	2 ²	2 ¹	20	5	Extension to error no. 1

The error number and the error extension are in KH format.

When the transfer buffer has been read out, the error flags are reset on the IP 240. They must be reset in the DB via the STEP 5 program.

You will find a complete list of error codes in Chapter 14.

10.23 Data Block Contents and Initializing the Standard Function Blocks

10.23.1 The Data Block

Creating the data block

The standard function blocks (configuring FB and control FB) use a data block (DB) to interchange data with the IP 240. You must create this data block and enter the required data prior to the first FB call.

The length of the data block depends on the number of positions you want to store. The minimum length is 60 data words (data word 0 to data word 59), and increases by 3 words for each position. If, for instance, 65 positions are entered, the data block must comprise 60+3.65=255 data words (data word 0 to data word 254). For 254 positions, the data block would have to comprise 822 data words.

When the configuring FB is invoked, the length of the DB is checked on the basis of the number of positions to be transferred, which is in DR 58. When the control FB is invoked to change the position data, the length of the DB is checked on the basis of the entry number specified in the FKT parameter. If there is a discrepancy, the FB sets bit 2 in the PAFE byte.

Note that data words from DW 256 on can be addressed only with supplementary STEP 5 commands (system operations), e.g. "LIR" and "TIR" (Section 10.24).

In the S5-135U and S5-155U, you can also create the data block in the extended DB area (DX area).

Specifying the data block number

The data block number is specified in the DBNR parameter.

During configuring, you must specify the number of the data block created. FB 167 opens this data block.

After configuring you can either

- use a DB that is already opened. In the S5 115U, this function is only available from CPU 943 onwards.
- or specify the DB number, so that the DB is opened by FB 168.

The FB is to open the data block you created:

	S5-115U a	nd S5-150l	J		S5-135	U and \$5-1551	J
			JU FB 168 STEU.POS	NAME			JU FB 168 STEU.POS
y=3 to 255 x=0 x=1	Number of the DB created in	e data blockcr normal DB an n extended DE	eated rea	DDINK			1(1 X,y

The data block that was already opened is to be used:

	S5-115U and S5-150U	S5-135U and S5-155U
	: JU FB 168 NAME : STEU.POS :	:
	DBNR : KF y	DBNR : KY x,y
y=0 x=0	the data block that was already opened is to be used Regardless of whether the DB was created in the no	

IP 240

DW 0	
DW 1 to 3	Machine-readable product designation of the module
DW 4 to 6	Module firmware version
DW 7	Module hardware version
DW 8	Error flags for hardware,
DW 9	communications and data
DW 10	errors
DW 11 to 12	
DW 13	Error flags for parameter assignment errors
DW 14 to 18	
DW 19	Function number for indi- rect initialization of the control FB
DW 20	Interrupt request bytes for
DW 21	channel 1 Interrupt request bytes for channel 2
DW 22	
DW 23	ID for the configured mode and DB no.
DW 24 to 25	
DW 26 to 27	Absolute address of the configured module
DW 28	Feedback position number
DW 29	Status bits
DW 30 to 31	Actual value

Contents of the data block

Table 10-27. Contents of the Data Block (DW 0 to DW 821)

DW 32 to

33	T HIGH YOLG
DW 34	
DW 35 DW 36	Control bits and position number for pos. 1 to 254
DW 37 to 44	Data for position 0 - Position value - Distance values for BEE1 to BEE3 for position 0
DW 45 to 47	Zero offset
DW 48 to 49	Final position of the rotary axis
DW 50 to 55	Distance values for BEE1 to 3 for positions 1 to 254
DW 56 to 57	
DW 58	Number of positions to be transferred
DW 59	
DW 60	Position number
DW 61 DW 62	Position value (1st entry)
DW 63	Position number
DW 64 DW 65	Position value (2nd entry)
DW 66 to 255	Position data for entries 3 to 65
DW 256 to 821	Position data for entries 66 to 254

Final value

This data can be forwarded from the DB to the IP 240, and must first be updated in the DB.

This data is specified when the configuring FB is initialized or transferred from the IP 240 to the DB when the module is configured.

If you want to read the actual values in these data areas, you must first invoke the control FB and



These data words are used internally, and may not be modified.

initialize it for Read function 1,0 or 3,0.

This data word is unassigned, and you can use it as you see fit.

Contents of the data words

You must set the unassigned positions of the data words you want to transfer to the IP 240 to "0".

Function number for indirect initialization of control FB 168

Data byte					711				IFNI:
DL 19	0	0	2 ⁵	24	2 ³	22	21	20	FKT x
DR 19	2 ⁷	2 ⁶	2 ⁵	24	2 ³	22	21	20	FKT y

You can enter the FKT number for indirect initialization of the control function block in these two bytes.

Interrupt request bytes for channel 1 and channel 2

Data byte	7	6	5	4	3it 3	2	1	0	
DL 20	0	0	RIU	ZBV	UBS	DRB	NPU	UEB	Channel 1
DR 20	RICH	0	MES	BE3	BE2	BE1	0	0	Channel 1
DL 21	0	0	RIU	ZBV	UBS	DRB	NPU	UEB	Channel 2
DR 21	RICH	0	MES	BE3	BE2	BE1	0	0	Channel 2

- RIU = 1 The interrupt was triggered because range BEE2 was exited (reversal of direction possible)
- ZBV = 1 The interrupt was triggered because the target range was exited.
- UBS = 1 The interrupt was triggered because the final value (final position) was overwritten.
- DRB = 1 The interrupt was triggered because of a wirebreak/short-circuit.
- NPU = 1 The interrupt was triggered because of a zero mark error.
- UEB = 1 The interrupt was triggered because the count entered the overrange
- RICH = 1 The actual value must be modified in negative direction (descending actual value) in order to reach the target position.
- RICH = 0 The actual value must be modified in positive direction (ascending actual value) in order to reach the target position. The bit is taken from the status area, and does **not** trigger an interrupt.
- MES = 1 The interrupt was triggered when the final position was stored.
- BE3 = 1 The interrupt was triggered on entering range BEE3.
- BE2 = 1 The interrupt was triggered on entering range BEE2 or on reaching the reference point.
- BE1 = 1 The interrupt was triggered on entering range BEE1 or on reaching the preliminary contact.

ID for the configured mode and data block number

hirta	7		s	4	Sit 2	2	4	0	
DL 23 DR 23	0 2 ⁷	0 2 ⁶	0 2 ⁵	0 2 ⁴	0 2 ³	1 2 ²	0 2 ¹	0 2 ⁰	DB no.

Following error-free configuring of the channel, a bit combination identifying the current mode is entered in DL 23.

 $DL 23 = 04_{H}$ The channel was configured for "positioning" mode.

DR 23 = Number of the data block (in binary)

Absolute address of the configured module

Data byte	7	6	5	4	3it 3	2	1	0
DL 26	0	0	0	0	0	0	0	0
DR 26	0	0	0	0	219	218	217	216
DL 27	215	214	213	212	211	210	2 ⁹	28
DR 27	27	26	2 ⁵	24	2 ³	2 ²	21	20

The configuring FB enters the absolute start address of the configured module in these bytes. You can use this address for programming direct data interchange with the IP 240.

Feedback position number

Data byte				.	Sit 3		1	
DL 28	0	0	0	0	0	0	0	0
DR 28	2 ⁷	2 ⁶	2 ⁵	24	2 ³	2 ²	21	2 ⁰

The bits in the status area refer to this position number.

If no position has been selected, the IP 240 returns number "255".

Status bits

Data byte	7	6	5	E 4	lit 3	2	1	0
DL 29	0	0	RIUM	ZBEV	UEBS	DRBR	NPUE	UEBL
DR 29	DA2	DA1	MESE	BEE3	BEE2	BEE1	RICH	SYNC

RIUM = 1 Range BEE2 was exited (reversal of direction possible).

ZBEV = 1 The target range (BEE3) was exited.

UEBS = 1 The stored final position was overwritten without being read out from the IP 240.

DRBR = 1 Wirebreak/short-circuit in symmetrical encoder.

- NPUE = 1 Zero mark error.
- UEBL = 1 Overrange.
- DA2 = 1 Digital output D2 is set.
 - = 0 Digital output D2 is not set.
- DA1 = 1 Digital output D1 is set. = 0 Digital output D1 is not set.
- MESE = 1 The current actual position was stored as final position.
- BEE 3 = 1 The actual value is outside range BEE3. = 0 Range BEE3 entered.
- BEE 2 = 1 The actual value is outside range BEE2. = 0 Range BEE2 entered.
- BEE 1 = 1 The actual value is outside range BEE1.
 - = 0 Range BEE1 entered.
- RICH = 1 The actual value must be modified in negative direction (descending value) in order to reach the target position.
 - = 0 The actual value must be modified in positive direction (ascending value) in order to reach the target position.
- SYNC = 1 The actual value (i.e. actual position) is synchronized.

Actual value

		Bina	ry re	pres	senta			BCD repre	esentation	
Data byte	7	6	5	E 4	3it 3	2	1	0	E 7 6 5 4	lit 3 2 1 0
DL 30 DR 30 DL 31 DR 31	SE 2 ²³ 2 ¹⁵ 2 ⁷	SE 2 ²² 2 ¹⁴ 2 ⁶	SE 2 ²¹ 2 ¹³ 2 ⁵	SE 2 ²⁰ 2 ¹² 2 ⁴	SE 2 ¹⁹ 2 ¹¹ 2 ³	SE 2 ¹⁸ 2 ¹⁰ 2 ²	SE 2 ¹⁷ 2 ⁹ 2 ¹	SE 2 ¹⁶ 2 ⁸ 2 ⁰	SG 10⁵ 10³ 10¹	10 ⁶ 10 ⁴ 10 ² 10 ⁰
	Ne	as	s two	's co	are i omple exter	The high-order nibble (SG) is "1111" when the value is negative				

Final value

		Bina	ary re	pres	BCD representation					
Data byte	_				3it		Ι.			iit
byte	7	6	5	4	3	2	1	0	7 6 5 4	3 2 1 0
DL 32 DR 32 DL 33 DR 33	SE 2 ²³ 2 ¹⁵ 2 ⁷	SE 2 ²² 2 ¹⁴ 2 ⁶	SE 2 ²¹ 2 ¹³ 2 ⁵	SE 2 ²⁰ 2 ¹² 2 ⁴	SE 2 ²⁰ 2 ¹² 2 ⁴	SE 2 ¹⁸ 2 ¹⁰ 2 ²	SE 2 ¹⁷ 2 ⁹ 2 ¹	SE 2 ¹⁶ 2 ⁸ 2 ⁰	SG 10 ⁵ 10 ³ 10 ¹	10 ⁶ 10 ⁴ 10 ² 10 ⁰
	Ne	as	e va two E=Si	's co	mple	men	ıt.	The high-order "1111" for a neg	· · ·	

Control bits and position number for position 1 to 254

Data byte	7	6	5	E 4	3it 3	2	1	0	
DL 35	0	0	0	0	0	0	0	0	
DR 35	2 ⁷	2 ⁶	2⁵	2 ⁴	2 ³	2 ²	2 ¹	2 ⁰	Positio
DL 36	AMSK	ZYSY	SOSY	HASY	DA2S	DA1S	HAND	FREI	Contro
DR 36	0	0	0	0	0	0	0	0	

Position no. Control bits

Position number:

The new position number is entered in DR 35. Permissible range of values: 1 to 254 When the standard FBs are used, the FB enters the position number.

Control bits:

- AMSK = 1 All interrupts for the channel are masked, i.e. lost.
 - = 0 Interrupts enabled.
- ZYSY = 1 Enable for synchronization with an external control signal.
- SOSY = 1 Enable for software-controlled synchronization.
- HASY = 1 Enable for synchronization via reference point approach.
- DA2S = 1 Digital output 2 is to be set when HAND=1 and FREI=1. *)
 - = 0 Digital output 2 is to be reset when HAND=1 and FREI=1.
- DA1S = 1 Digital output 1 is to be set when HAND=1 and FREI=1.*)
 - = 0 Digital output 1 is to be reset when HAND=1 and FREI=1.
- HAND = 1 The state of the outputs is determined by DA1 and DA2 *)
 - = 0 The state of the outputs is controlled by the module firmware on the basis of the actual value.
- FREI = 1 The IP outputs are enabled.
 - = 0 The IP outputs are disabled.
 - *) When DAV=2, the direction for a reference point approach must be specified via DA1S=1 or DA2S=1 with HAND=0.

Data for position 0

Position value for position 0

	_	Bina	ry re	pres		BCD representation						
Data byte	Bit 7 6 5 4 3 2 1						1	0	Bit 7 6 5 4 3 2 1 0			
DL 37 DR 37 DL 38 DR 38	SE 2 ²³ 2 ¹⁵ 2 ⁷	SE 2 ²² 2 ¹⁴ 2 ⁶	SE 2 ²¹ 2 ¹³ 2 ⁵	SE 2 ²⁰ 2 ¹² 2 ⁴	SE 2 ¹⁹ 2 ¹¹ 2 ³	SE 2 ¹⁸ 2 ¹⁰ 2 ²	SE 2 ¹⁷ 2 ⁹ 2 ¹	SE 2 ¹⁶ 2 ⁸ 2 ⁰	SG 10 ⁵ 10 ³ 10 ¹	10 ⁶ 10 ⁴ 10 ² 10 ⁰		
	Ne		two	's co	are r mple exter	men	ıt.	"1111" must be entered in the high-order nibble (SG) for a negative number.				

Permissible values:

- From 9,999,999 to+9,999,999 for a linear axis
- From 0 to+[final pos. of linear axis 1] for a rotary axis

Distance values for ranges BEE1 to 3 for position 0

Distance va	lue for	range	BEE1	
				7

Data byte	7	6	5	E 4	Sit 3	2	1	0
DL39	0	0	0	0	0	0	0	0
DR39	0	0	0	0	2 ¹⁹	2 ¹⁸	2 ¹⁷	2 ¹⁶
DL40	2 ¹⁵	2 ¹⁴	2 ¹³	2 ¹²	211	2 ¹⁰	2 ⁹	2 ⁸
DR40	27	2 ⁶	2 ⁵	24	2 ³	2 ²	21	2 ⁰

Distance value for range BEE2

Data byte	7	6	5	4	šit 3	2	1	0
DL41	0	0	0	0	0	0	0	0
DR41	0	0	0	0	2 ¹⁹	2 ¹⁸	2 ¹⁷	2 ¹⁶
DL42	2 ¹⁵	214	213	212	211	210	2 ⁹	2 ⁸
DR42	27	2 ⁶	2 ⁵	24	2 ³	2 ²	21	2 ⁰

- Permissible values: From 0 to 999,999 for a linear axis
 - From 0 to 0.5 [final pos. of rotary axis], but not exceeding 999,999 for a rotary axis

Note the following when choosing the distance values:

Distance for range BEE1 distance for range BEE2 distance for BEE3

Distance value for range BEE3

Biotaneo Vala	o ioi iaiig	,0 0000						
Data byte	7	6	5	4		2	1	0
DL43 DR43	2 ¹⁵ 2 ⁷	2 ¹⁴ 2 ⁶	2 ¹³ 2 ⁵	2 ¹² 2 ⁴	2 ¹¹ 2 ³	2 ¹⁰ 2 ²	29 21	28 2 ⁰

Control bit for the distance values

Data byte								
DL44	0	0	0	0	0	0	0	GAUE
DR44	0	0	0	0	0	0	0	0

GAUE = 1 Use specified distance values.

= 0 Use distance values stored on the IP.

Zero offset

Control bit for the zero offset

Data byte	7	6	5	E 4	3	2	1	0
DR 45	0	0	0	0	0	0	0	ADD

ADD = 1 Additive zero offset

= 0 Relative zero offset

Zero offset value

	-	Bina	ry re	pres		BCD representation				
Data byte	7	6	5	•	3it 3	2	1	0	E 7 6 5 4	iit 3 2 1 0
DL 46 DR 46 DL 47 DR 47	SE 2 ²³ 2 ¹⁵ 2 ⁷	SE 2 ²² 2 ¹⁴ 2 ⁶	SE 2 ²¹ 2 ¹³ 2 ⁵	SE 2 ²⁰ 2 ¹² 2 ⁴	SE 2 ¹⁹ 2 ¹¹ 2 ³	SE 2 ¹⁸ 2 ¹⁰ 2 ²	SE 2 ¹⁷ 2 ⁹ 2 ¹	SE 2 ¹⁶ 2 ⁸ 2 ⁰	SG 10 ⁵ 10 ³ 10 ¹	10^{6} 10^{4} 10^{2} 10^{0}
		egativ enteo S	d as		s con	npler	nent	"1111" must be entered in the high-order nibble (SG) for a negative number.		

Permissible values: • From - 9,999,999 to+9,999,999 for a linear axis

• From 0 to±[final pos. of the rotary axis] for a rotary axis

Final position of the rotary axis

		Bina	iry re	pres	enta	tion		BCD representation			
Data				E	lit			Bit			
byte	7	6	5	4	3	2	1	0	7 6 5 4	3 2 1 0	
DL 48	0	0	0	0	0	0	0	0	0	10 ⁶	
DR 48	2 ²³	2 ²²	2 ²¹	2 ²⁰	2 ¹⁹	2 ¹⁸	2 ¹⁷	2 ¹⁶	10 ⁵	10 ⁴	
DL 49	2 ¹⁵	214	2 ¹³	2 ¹²	2 ¹¹	2 ¹⁰	2 ⁹	2 ⁸	10 ³	10 ²	
DR 49	27	2 ⁶	2 ⁵	24	2 ³	2 ²	2 ¹	2 ⁰	10 ¹	10 ⁰	

Permissible values: 1 to+9,999,999

Distance values for ranges BEE1 to 3 for positions 1 to 254

Data words DW 50 and DW 51 are for the distance value for BEE1. Data words DW 52 and DW 53 are for the distance value for BEE2. Data words DW 54 and DW 55 are for the distance value for BEE3.

		Bina	ary re	BCD representation							
Data				E	Bit			Bit			
byte	7	6	5	4	3	2	1	0	7 6 5 4	3 2 1 0	
DL 50/52/54	0	0	0	0	0	0	0	0	0	0	
DR	0	0	0	0	2 ¹⁹	2 ¹⁸	217	2 ¹⁶	10 ⁵	10 ⁴	
50/52/54	2 ¹⁵	2 ¹⁴	2 ¹³	2 ¹²	2 ¹¹	2 ¹⁰	2 ⁹	2 ⁸	10 ³	10 ²	
DL 51/53/55	27	2 ⁶	2 ⁵	2 ⁴	2 ³	2²	2 ¹	2 ⁰	10 ¹	10 ⁰	

Permissible values: • From 0 to 999,999 for a linear axis

• From 0 to 0.5. [final pos. of rotary axis] but not exceeding 999,999

Note: Distance for BEE1 distance for BEE2 distance for BEE3

Number of positions to be transferred during configuring

Data byte				ы				
DL 58	0	0	0	0	0	0	0	0
DR 58	2 ⁷	2 ⁶	2 ⁵	24	2 ³	2 ²	21	2º

Permissible values: 0 to 254

Position number and position value for positions 1 to 254

In the tables below, the first word for a position entry is always identified by variable n. The first position entry begins at data word DW 60.

1st	position entry	:	DW 60	to	DW 62	(n=60)
2nd	position entry	:	DW 63	to	DW 65	(n=63)
3rd	position entry	:	DW 66	to	DW 68	(n=66)
						:
254th	position entry:		DW 819	to	DW 821	(n=819)

Position number

Binary representation								
Data					it			
byte	7	6	5	4	3	2	1	0
DL n	0	0	0	0	0	0	0	0
DR n	2 ⁷	2 ⁶	2 ⁵	2 ⁴	2 ³	2 ²	2 ¹	2 ⁰

Permissible values: 1 to 254

Position value

Binary representation							BCD repr	esentation		
Data byte	7	6	5	E 4	3it 3	2	1	0	E 7 6 5 4	lit 3 2 1 0
DL n+1 DR n+1 DL n+2 DR n+2	SE 2 ²³ 2 ¹⁵ 2 ⁷	SE 2 ²² 2 ¹⁴ 2 ⁶	SE 2 ²¹ 2 ¹³ 2 ⁵	SE 2 ²⁰ 2 ¹² 2 ⁴	SE 2 ¹⁹ 2 ¹¹ 2 ³	SE 2 ¹⁸ 2 ¹⁰ 2 ²	SE 2 ¹⁷ 2 ⁹ 2 ¹	SE 2 ¹⁶ 2 ⁸ 2 ⁰	SG 10 ⁵ 10 ³ 10 ¹	10 ⁶ 10 ⁴ 10 ² 10 ⁰
	Negative values must be repre- sented by the two's complement. SE=Sign extension					two's nt.	5	"1111" must be high-order nibl negative	ole (SG) for a	

Permissible values:

• From - 9,999,999 to+9,999,999 for a linear axis

• From 0 to+[final pos. of the rotary axis - 1] for a rotary axis

10.23.2 The Configuring Function Block

FB 167 (STRU.POS) Configures and initializes the IP 240 for "positioning" mode

Functional description

The configuring FB first checks the input parameters and the length of the data block to be used for data interchange with the IP. It then transfers the general module data (machine-readable product designation of the module, FW and HW versions) from the IP to the data block, verifying its own compatibility with the firmware version as it does so. It then enters any errors detected during the startup test (Section 6.4) in the data block. Finally, the configuring data (parameters for FB 167) and the following data areas from the DB to the IP:

- Zero offset
- Final value (pos.) for the rotary axis
- Distance values for the switching and signalling ranges
- Position numbers and position values for positions 1 to 254.

Following error-free configuring of the channel, a mode identifier is entered in data byte DL 23.

If the channel is reconfigured, active outputs are reset and any interrupts pending for the channel cancelled.

Hardware, parameter assignment and data errors are flagged in the PAFE byte and described in detail in data words DW 8 to DW 10 and DW 13. Should an error occur, the addressed channel is not configured.

Invoking the function block

The configuring FB is invoked in the restart organization blocks.

STL	LAD/CSF
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	FB 167 BGAD KANR DBNR AFL IMP BCD PRA1 PRA2 RUND LOSE DAV BER ABIT PAFE QB

Note

The data block number (DBNR) must be specified in KF format in the S5-115U and S5-150U and in KY format in the S5-135U and S5-155U. The S5-115U requires no address space specification (BER), the S5-115U and S5-135U no ABIT parameter.

			28. Parameters for Configuring FB 167
NAME	Parameter type	Data type	Description
BGAD	D	KF	Module start address
KANR	D	KF	Channel number
DBNR	D	KF/KY	Data block number
AFL	D	KF	Resolution of encoder pulses
IMP	D	KF	Zero mark monitoring
BCD	D	KF	Number format
PRA1	D	KF	Allocation of interrupts
PRA2	D	KY	Allocation of interrupts
RUND	D	KM	Type of axis
LOSE	D	KM	Backlash compensation
DAV	D	KF	Switching performance of the IP outputs
PAFE	А	BY	Parameter assignment error byte
BER*	D	KF	Address space
ABIT**	D	KY	Signal change evaluation for interrupt processing with I/O byte PY 0

Table 10-28.	Parameters for	Configuring FB 167

Not required for FB 167 for the S5-115U
 ** Not required for FB 167 for the S5-115U and S5-135U

Parameters

BGAD: KF	128 to 240 0 to 240	Start address of the module, divisible by 16, in the P area Start address of the module, divisible by 16, in the Q area
KANR:KF	1 2	Channel 1 Channel 2

DBNR:	Format	Description	Valid for
	KF 3 to 255	Number of the data block created	S5-115U and S5-150U
	KY x,y x=0 x=1 y=3 to 255	Data block was created in the DB area Data block was created in the DX area Number of the data block created	S5-135U and S5-155U
AFL :	KF 1	Single resolution of encoder pulses	

		4	Fourfold resolution of encoder pulses
IMP	: KF	0	No zero mark monitoring
		10	Number of pulses between two zero marks divisible by 5 (without a remainder)
		16	Number of pulses between two zero marks divisible by 4 (without a remainder)

BCD : KY x,	y x /y=0 x /y=1	Number format Binary BCD x determines the following values: • Position values for positions 1 to 254 • Distance values for positions 1 to 254 • Final position of the rotary axis y determines the following values: • Position value for position 0 • Zero offset • Actual value • Final value
PRA1 : KM	0000 0000 0000 0000 - 0000 0000 0000 1111	Allocation of interrupts Bit n=1 An interrupt is triggered over the assigned status bit Bit n=0 No interrupt is triggered over the assigned status bit Bit 0: with negative-going edge of BEE1 (range BEE1 entered) Bit 1: with negative-going edge of BEE2 (range BEE2 entered) Bit 2: with negative-going edge of BEE3 (range BEE3 entered) Bit 3: with positive-going edge of MESE (actual pos. stored)
PRA2 : KM	0000 0000 0000 0000 - 0000 0000 0011 1111	Allocation of interrupts Bit n=1 An interrupt is triggered over the assigned status bit Bit n=0 No interrupt is triggered over the assigned status bit Bit 0: with positive-going edge of UEBL (counter in overrange) Bit 1: with positive-going edge of NPUE (zero mark error) Bit 2: with positive-going edge of DRBR (wirebreak) Bit 3: with positive-going edge of UEBS (old final value over- written) Bit 4: with positive-going edge of ZBEV (range BEE3 exited) Bit 5: with positive-going edge of RIUM (range BEE2 exited)
RUND: KF	0 1	Linear axis Rotary axis
LOSE : KF	0 1	No backlash compensation Backlash compensation
DAV : KF	0 1 2	IP outputs control the traversing speed, separate switching IP outputs control the traversing speed, collective switching IP outputs control the direction

PAFE : QB		QB or FY (0 to 239) for flagging errors (Section 6.4)				
BER : KF	0 1	Addressing in P area Addressing in Q area				
АВІТ : КҮх,у	x =0 to 255	x>0 :	The interrupt service OB is invoked on every signal change of the interrupt bit			
	y = 0 to 7	x=0 : y :	The interrupt service OB is invoked only when the interrupt bit goes from 0 to 1 Interrupt bit in PY 0 set on switchbank S1			

Note

Interrupts are not disabled in the configuring FBs. It must be ensured that these FBs cannot be interrupted in the S5-115U, S5-135U (by setting for interrupt servicing after every statement) and S5-155U (155U mode) by writing the STEP 5 program accordingly. Interrupts are disabled in the restart OBs.

Cycle on-load caused by configuring Because configuring of a channel increases the module firmware's cycle time, you must write the STEP 5 program so that the other channel is in a safe wait state while a configuring FB is in progress.

Technical Specifications

Block number	: 167

Block name

: STRU. POS

AG	Library number	Call length/ Block length	CPU	Processing time ¹
S5-115U	P71200-S 5167-D-2	14 words/ 1159 words	941-7UA 942-7UA 943-7UA 944-7UA 941-7UB 942-7UB 943-7UB 944-7UB	approx. 95 to 990 ms approx. 48 to 565 ms approx. 34 to 420 ms approx. 14 to 204 ms approx. 34 to 410 ms approx. 14 to 170 ms
S5-135U/ S5-155U	P71200-S 9167-D-2	15 words/ 1152 words	922 from A9 928-3UA 928-3UB	approx. 23.5 to 320 ms approx. 18 to 264 ms approx. 13 to 161 ms
S5-150U	P71200-S 4167-D-1	16 words/ 1186 words		approx. 11.5 to 176 ms
S5-155U	P71200-S 6167-B-1	16 words/ 1197 words	946-3UA/ 947-3UA	approx. 10.5 to 130 ms

Nesting depth	: 0
Subordinate blocks	: keine
Reservations in data area	: The data block specified in the DBNR parameter. The number of data words depends on the number of positions stored.
Flags used	: MB 240 to 255
Reservations in system area	: S5-135U BS 60 to 63 : S5-150U BS 150 to 153 : S5-155U BS 60 to 63
System commands	: yes

¹ These execution times apply for an FB call following an IP 240 firmware cycle without data interchange. The execution time depends on the number of positions transferred (0 to 254).

10.23.3 The Control Function Block

FB 168 (STEU.POS) Control function block for "positioning" mode

Functional Description

The control function block first checks to make sure that the DB has the correct identifier in DL 23 and that the channel was configured for "positioning" mode. Then, depending on the parameters with which the FB was initialized, specific data areas are forwarded from the data block to the IP or read out from the IP and updated in the data block.

The following functions are possible:

- Read actual value, final value and status bits
- Write control bits and position number
- Write position data for position 0
- Read interrupt request bytes
- Write new position values for positions 1 to 254
- Write new zero offset
- Write new distance values for positions 1 to 254

Parameter assignment errors and data errors are flagged in the PAFE byte and described in detail in data words DW 8 to 10 and DW 13. When an error is detected, the selected function is not executed.

Indirect initialization

Indirect initialization means indirect specification of the data block number and the function number.

- Initializing the data block number
 You can initialize the DBNR by entering the data block number directly or by specifying "0" or "0,0" and opening the data block you want to use before invoking the FB.
- Initializing the function number

You can initialize the FKT parameter by entering either "0,0" or the number of the function you want to execute. If you enter FKT=0,0, FB 168 takes the function number that was entered in DW 19 of the data block.

Data byte	7	6	5	E	#1 3	2	1	0	FKT: KY x,y
DL 19	0	0	2 ⁵	24	2 ³	2 ²	21	20	FKT x
DR 19	2 ⁷	2 ⁶	2 ⁵	24	2 ³	2 ²	21	20	FKT y

During configuring, FB 167 enters data in the data block which is needed by FB 168. If you want the control FB to use a different data block, you must copy the following data words to that block:

- DW 0
- DW 11 to 12
- DW 14 to 18
- DW 22 to 27
- DW 34
- DW 56 to 57

These data words should be copied in the restart routine immediately following configuring.

Invoking the control function block

The control FB is normally invoked in the cyclic program and in the interrupt service OBs.

STL	LAD/CSF
: JU FB 168 NAME: STEU.POS DBNR: KF/KY FKT : KY PAFE: QB	FB 168 — DBNR — FKT PAFE QB

Table 10-29.	Parameters for	Control FB 168
	i urumeters ior	

Name	Parameter type	Data type	Description
DBNR	D	KF/KY	Data block number
FKT	D	KY	Function number
PAFE	Q	BY	Error byte

Parameters

DBNR:		Format	Description	Valid for
	KF	0	Use the data block that has already been opened. In the S5-115U, this function is only available from CPU 943 onwards.	S5-115U and S5-150U
	KF	3 to 255	Number of the data block to be opened instead	
	KY x,y x=0		Data block was created in DB area	S5-135U and S5-155U
		x=1	Data block was created in DX area	
	y=0		Use the data block opened before the FB was called. x must always be "0" in this case, regard-less of where the DB was created.	
		y=3 to 255	Number of the data block to be opened instead.	

Note

The standard function blocks use scratch flags and system data areas for handling data interchange with the IP 240 (Technical specifications for the FBs). You must

- save these flags and system data areas at the beginning of the interrupt service routines for the S5-115U, S5-135U (when interrupt servicing enabled after each statement) and S5-155U (155U mode) and reload them at the end of these routines.
- save these flags and data areas in the restart routine (OB21/OB22) for the S5-135U (with preset restart mode) and the S5-150U and reload them at the end of this routine.

FKT : KY x,y	Foi	rmat y	Description
	0	0	Take function number (FKT) from DW 19.
	1	-	Read actual value, feedback position number, status bits and final value.
	20	0 1	Write control bits. Write control bits to disable the IP outputs. The FB sets control bit FREI (D36/8) to "0".
	21	1 to 255	Write control bits and position number. y= Position number to be transferred y=255 Retain old position number The FB transfers the y entry to DR35 in the data block.
22 C 3 -			Write position data for position 0.
			Read interrupt request bytes
	41	1 to 255	Transfer position value for the yth entry in the DB. y= Entry to be transferred
	42	1 to 255	Transfer position values for the yth and the (y+1)th entry in the DB. y= First entry to be transferred
	5		Transfer zero offset
		0 >0	Zero offset is relative, the FB sets the ADD bit (D45/0) to "0". Zero offset is additive, the FB sets the ADD bit (D45/0) to "1".
	6	-	Transfer distance values for positions 1 to 254

PAFE : QB Output or flag byte (0 to 239) to be used for flagging errors (Section 6.4).

Technical Specifications

Block number	: 168

Block name	: STEU. POS
------------	-------------

AG	Library number	Call length/ Block length	CPU	Function	1	20	Proc	essing 22	time ⁷ 3	1 41/42	5	6	
S5-115U	P71200-S 5168-D-2	5 words/ 830 words	941-7UA 942-7UA 943-7UA 944-7UA 941-7UB 942-7UB 943-7UB 944-7UB	approx. approx. approx. approx. approx.	6.6 2.3 2.3	8.4 6.0 2.0 2.0	22 9.0 6.2 2.9 2.9 6.2	-	21 8.8 6.2 1.9 1.9 6.0	28.5 10.5 6.8 2.3 2.3 6.6	25.5 9.6 6.6 2.0 2.0 6.4	10 7.4 2.7 2.7	ms ms ms ms ms
S5-135U/ S5-155U	P71200-S 9168-D-2	5 words/ 833 words	922 ab A9 928-3UA 928-3UB	approx. approx. approx.	2.5	4.8 2.6 2.1	4.8 2.8 2.1	5.3 3.4 3.0	5.0 2.9 2.2	6.2 4.0 3.0	5.3 3.1 2.2		ms ms ms
S5-150U	P71200-S 4168-D-1	5 words/ 805 words		approx.	1.0	0.8	1.0	1.7	1.0	1.7	1.0	1.8	ms
S5-155U	P71200-S 6168-B-1	5 words/ 947 words	946-3UA/ 947-3UA	approx.	1.0	0.9	1.8	2.5	1.0	1.6	1.4	1.7	ms

Nesting depth	:0
Subordinate blocks	: S5-115U OB160 (only CPUs to -7UB) S5-135U OB122 S5-155U OB91, OB122
Reservations in data area	: Data block specified in the DBNR parameter. The number of data words depends on the number of positions stored.
Flags	: MB 240 to 255
System area	: S5-135U BS 60 to 63 : S5-150U BS 150 to 153 : S5-155U BS 60 to 63
System operations	: yes

¹ The execution times shown above apply for an FB call following an IP 240 firmware cycle without data interchange. Note that

[•] when data are read out from the IP, no further data interchange is possible in that firmware cycle.

when new data are written to the IP, no further data interchange is possible in that firmware cycle, nor in the ٠ next cycle.

10.24 Sample Program for Processing Data Words with a Data Word Number Exceeding 255

If a data block exceeds a length of 256 data words, those data words with a data word number exceeding 255 must be processed using supplementary STEP 5 operations (system operations). The sample programs below are intended to help you work with these data words.

Function:

The PLC-specific "L/T DWX" function blocks are used to load and transfer three data words with word numbers greater than 255; these data words cannot be addressed using STEP 5 operations "L DW x" and "T DW x".

Note

The following sample programs do not check to see whether the specified data block has been created or is of sufficient length. Should this be the case, the S5CPU may go to STOP.

Descriptions of the identifiers:

DBNR - D KF	DATA BLOCK NUMBER
DWNR - I W	1st DATA WORD TO BE READ OR WRITTEN
L/T - I BI	ON A "0" SIGNAL, THE CONTENTS OF THE THREE DWS ARE OUTPUT TO "DWN" - "DWN2" ON A "1" SIGNAL, THE VALUES IN "DWN" - "DWN2" ARE TRANSFERRED TO THE DATA BLOCK
DWN - I W	VALUE FROM/FOR DATA WORD "DWNR" (DL=FREE, DR=POSITION NUMBER)
DWN1 - I W	VALUE FROM/FOR DATA WORD "DWNR"+1 (POSITION VALUE: SG AND DECADES 10^4 - 10^6 OR 2^16 - 2^23)
DWN2 - I W	VALUE FROM/FOR DATA WORD "DWNR"+2

(POSITION VALUE: DECADES 10[°]0 - 10[°]3 OR 2 [°]0 - 2 [°]15)

***** SAMPLE PROGRAM FOR S5-11511 ***** NAME :L/T DWX ID :DBNR I/Q/D/B/T/C: D KM/KH/KY/KS/KF/KT/KC/KG: KF ID :DWNR I/Q/D/B/T/C: I BI/BY/W/D: W ID :L/T I/Q/D/B/T/C: I BI/BY/W/D: BI I/Q/D/B/T/C: I BI/BY/W/D: W ID :DWN ID :DWN1 I/Q/D/B/T/C: I BI/BY/W/D: W ID :DWN2 I/Q/D/B/T/C: I BI/BY/W/D: W :L KH E400 0017 BASE ADDRESS FOR MODULE :LW =DBNR 0019 ADDRESS LIST DBs (115U) 001A SLW 1 001B :+F 001C LIR 0 LOAD ADDRESS OF 1ST DW (DW0) 001D :L =DWNR SOURCE/TARGET DATA WORD NUMBER SLW 1 TIMES 2 (BYTE MACHINE) 001E 001F :+F COMPUTE 1ST DW ADDRESS 0020 :A =L/T LOAD/TRANSFER VALUES 0021 :JC =TIR 0022 :LIR 2 LOAD ACCUM2 WITH VALUE FROM DW N 0023 : TAK FETCH VALUE IN ACCUM1 0024 :T =DWN OUTPUT VALUE 0025 : TAK LOAD ACCUM1 WITH DW ADDRESS 0026 :ADD BN +2 OFFSET OF +2 TO DW ADDRESS LOAD ACCUM2 WITH VALUE FROM DW N+1 0027 :LIR 2 0028 : TAK FETCH VALUE IN ACCUM1 0029 :T =DWN1 AND OUTPUT 002A : TAK 002B :ADD BN +2 . 002C :LIR 2 . 002D : TAK :T =DWN2 002E 002F BEU 0030 TIR :L =DWN LOAD VALUE FOR DW N TAK LOAD ACCUM1 WITH DW ADDRESS 0031 0032 :TIR TRANSFER VALUE TO DW N 2 :ADD BN +2 0033 OFFSET OF +2 TO DW ADDRESS 0034 :L =DWN1 LOAD VALUE FOR DW N+1 0035 : TAK LOAD ACCUM1 WITH DW ADDRESS :TIR TRANSFER VALUE TO DW N+1 0036 2 0037 :ADD BN +2 0038 :L =DWN2 0039 :TAK . 003A TIR 2 003B BE

****** SAMPLE PROGRAM FOR S5-13511 AND 15011 ***** ADDRESS REQUIRED IN PROGRAM DEPENDS ON PLC TYPE AND DATA BLOCK TYPE: S5-135U - DB - DF00 HEX - DX - DE00 HEX S5-150U - DB - DBBE HEX ------NAME :L/T DWX ID :DBNR I/Q/D/B/T/C: D KM/KH/KY/KS/KF/KT/KC/KG: KF ID :DWNR I/Q/D/B/T/C: I BI/BY/W/D: W ID :L/T I/Q/D/B/T/C: I BI/BY/W/D: BI I/Q/D/B/T/C: I BI/BY/W/D: W ID :DWN ID :DWN1 I/Q/D/B/T/C: I BI/BY/W/D: W ID :DWN2 I/Q/D/B/T/C: I BI/BY/W/D: W :K KH DF00 0017 (DF00 FOR DB/135U) 0019 :LW =DBNR (DE00 FOR DX/135U) 001A :+F (DBBE FOR DB/150U) 001B : LTR LOAD ADDRESS OF 1ST DW (DW0) 1 001C :L =DWNR SOURCE/TARGET DATA WORD NUMBER COMPUTE 1ST DW ADDRESS 001D :+F :A =L/T 001E LOAD/TRANSFER VALUES 001F :JC =TIR 0020 :LIR 3 LOAD ACCUM2 WITH VAL.FROM DW N 0021 : TAK FETCH VALUE IN ACCUM1 :T =DWN OUTPUT VALUE 0022 0023 : TAK LOAD ACCUM1 WITH DW ADDRESS :ADD BN +1 0024 OFFSET OF +2 TO DW ADDRESS 0025 :LIR 3 LOAD ACCUM2 W. VAL.FRO: DW N+1 0026 :TAK FETCH VALUE IN ACCUM1 AND OUTPUT 0027 :T =DWN1 0028 :TAK 0029 :ADD BN +1 002A :LIR 3 . 002B : TAK 002C :T =DWN2 002D BEU 002E TIR :L =DWN LOAD VALUE FOR DW N 002F :TAK LOAD DW ADDR. INTO ACCUM1 0030 TIR 3 TRANSFER VALUE TO DW N :ADD BN +1 0031 OFFSET OF +2 TO DW ADDRESS 0032 :L =DWN1 LOAD VALUE FOR DW N+1 0033 : ТАК LOAD DW ADDR. INTO ACCUM1 0034 :TIR TRANSFER VALUE TO DW N+1 3 0035 :ADD BN +1 0036 :L =DWN2 . 0037 : TAK 0038 :TIR 3 0039 :BE

***** SAMPLE PROGRAM FOR S5-155U THE ADDRESS REQUIRED IN THE PROGRAM DEPENDS ON THE DATA BLOCK TYPE: S5-155U - DB - EEC00 HEX - DX - EEE00 HEX _____ NAME :L/T DWX ID :DBNR I/Q/D/B/T/C: D KM/KH/KY/KS/KF/KT/KC/KG: KF ID :DWNR I/Q/D/B/T/C: I BI/BY/W/D: W I/O/D/B/T/C: I BI/BY/W/D: BI ID :L/T ID :DWN I/Q/D/B/T/C: I BI/BY/W/D: W I/Q/D/B/T/C: I BI/BY/W/D: W ID :DWN1 I/Q/D/B/T/C: I BI/BY/W/D: W ID :DWN2 0017 :L DH 000E EC00 BLOCK ADDRESS LIST DBs 001A :LW =DBNR (EEE00 FOR DX BLOCKS) 001B :+D 001C LOAD ADDRESS OF 1ST DW (DW0) :LIR 1 001D SLD 16 001E :RRD 12 001F :L =DWNR SOURCE/TARGET DATA WORD NUMBER 0020 :+D COMPUTE 1ST DW ADDRESS 0021 :MAB 0022 :A =L/T LOAD/TRANSFER VALUES :JC =TIR 0023 0024 :LRW +0 LOAD ACCUM1 WITH VAL.FROM DW N :T =DWN 0026 AND OUTPUT 0027 :LRW +1 LOAD ACCUM1 W. VAL.FROM DW N+1 0029 :T =DWN1 AND OUTPUT 002A :LRW +2 LOAD ACCUM1 W. VAL.FROM DW N+2 :T =DWN2 002C AND OUTPUT 002D BEU 002E TIR :L =DWN LOAD VALUE INTO ACCUM1 002F :TRW +0 AND TRANSFER TO DW N 0031 :L =DWN1 LOAD VALUE INTO ACCUM1 :TRW +1 0032 AND TRANSFER TO DW N+1 0034 :L =DWN2 LOAD VALUE INTO ACCUM1 :TRW +2 0035 AND TRANSFER TO DW N+2 0037 BE

10.25 Example: Removing Parts from a Die-Casting Machine

Finished parts are to be taken from a die-casting machine and deposited at various positions. This example concentrates on positioning of one of the three axes.

When the setpoint is reached, an interrupt is generated, thus enabling a gripper.

The traversing speed (rapid traverse or creep speed) is set directly via the IP's digital outputs.

The IP 240 determines the direction of travel. The S5 CPU queries the IP as to the direction and forwards it to the relevant outputs. The drive can start only in the specified direction, which is used as enable.




Fig. 10-33. Positioning a Workpiece to a Specified Position

Functional description

Channel 1 on the IP 240 is configured and the auxiliary flags reset in the programmable controller's restart routine.

The cyclic program comprises several segments, as can be seen from the "Function sequence" diagram.

1. Power-up

A reference point is automatically approached (FB 31) on power-up. The limit switch, which limits the negative traversing range, is used as preliminary contact signal.

- Approaching the home position Following termination of the reference point approach, the position whose number was stored in DR 11, DB 100 (home position) is approached. Positioning begins when the "START" input is set.
- 3. Approaching the removal position The position number stored in DL 11 (DB 100) (removal position) is approached and a gripper activated (gripper closes) which picks up the workpiece.
- Depositing a workpiece
 The workpiece which the gripper took from the machine is brought to the specified position and ejected (gripper opens). The eject positions are stored in DR 12 (1st position) to DL 12 (last position).

Steps 3 and 4 are repeated until a workpiece has been deposited at each position.

Faults

Any faults occurring while the main switch is on are signalled by a hooter.


Flags, inputs, outputs, timers and DBs

OPERAND	SYMBOL	COMMENTARY
F 0.0 F 0.1	RLO0 RLO1	FLAG FOR "0" SIGNAL FLAG FOR "1" SIGNAL
FY 60	NPOS	NUMBER OF NEXT POSITION TO BE APPROACHED
F 61.5	RESPONSE RESP01 RESP02 F 61.2 F 61.3 F 61.4 F 61.5 F 61.6 F 61.7	
FY 62 F 62.0 F 62.1 F 62.2 F 62.3 F 62.4 F 62.5 F 62.6 F 62.7	CNTL FREI HAND DA1S DA2S HASY SOSY ZYSY AMSK	CONTROL BITS (DL36) CONTROL BIT CONTROL BIT CONTROL BIT CONTROL BIT CONTROL BIT CONTROL BIT CONTROL BIT CONTROL BIT
FY 63 F 63.0 F 63.1 F 63.2 F 63.3 F 63.4 F 63.5 F 63.6 F 63.7	STATBITS SYNC RICH BEE1 BEE2 BEE3 MESE DA1 DA2	STATUS BIT
FY 64 F 64.0 F 64.1 F 64.2 F 64.3 F 64.4 F 64.5 F 64.6 F 64.7		STATUS FROM POSITIONING PROG (FB10) POSITIONING IN PROGRESS POSITION REACHED, RESPONSES TRIGGERED REFERENCE POINT APPROACH IN PROGRESS REFERENCE POINT APPROACH TERMINATED MACHINING CYCLE IN PROGRESS AUXILIARY/SCRATCH FLAG GROUP ERROR FLAG (-> FLAG BYTE 65)


OPERAND	SYMBOL	COMMENTARY
FY 65 F 65.0 F 65.1 F 65.2 F 65.3 F 65.4 F 65.5 F 65.6 F 65.7	ERROR ERR00 ERR01 ERR02 ERR03 ERR04 ERR05 ERR06 ERR07	REASON FOR SETTING GROUP ERROR FLAG (F 64.7) REF. POINT APPROACH TERM. WITHOUT SYNC NOT ENOUGH DISTANCE BETW. ACTVAL AND SETPOINT TARGET RANGE NOT REACHED TARGET RANGE EXITED (ZBV) PERM. POSITIONING TIME EXCEEDED INTERRUPTS DRB, NPU, OVF ACTVAL NO LONGER SYNCHRONIZED PAFE GROUP ERROR (-> FY200)
FY 66 FY 67	FBPOS EJECTPOS	FEEDBACK POS. NUMBER (DR28) NEXT EJECT POS. TO BE APPROACHED
FW 68	INTCH1	INTERR. REQUEST BYTES F. CHANNEL 1
F 68.0	UEB	IR COUNTER IN OVERRANGE
F 68.1 F 68.2 F 68.3 F 68.4 F 68.5 F 68.6 F 68.7	NPU DRB UBS ZBV RIU F 68.6 F 68.7	IR ZERO MARK ERROR IR WIREBREAK/SHORT-CIRCUIT IR FINAL VALUE OVERWRITTEN IR TARGET RANGE (BEE3) EXITED IR CUT-OFF RANGE (BEE2) EXITED
F 69.0 F 69.1 F 69.2 F 69.3 F 69.4 F 69.5 F 69.6 F 69.7	F 69.0 RIC BE1 BE2 BE3 MES F 69.6 F 69.7	 STATUS FLAG IR BEE1 ENTERED IR BEE2 ENTERED IR BEE3 ENTERED IR FINAL VALUE STORED

OPERAND	SYMBOL	COMMENTARY
FY 200	PAFE	CONTENTS SEE INSTR. MAN. SEC. 6.4
T 1 T 2 T 3 T 4 T 5	STOPTIMER REFTIMER	WATCHDOG TIMER FOR POSITIONING TIMER FOR MOTOR DECELERATION DELAY TIME FOR ZERO MARK AFTER PRELIM. CONTACT CLOCK PULSE FOR ACOUSTIC LIMIT SWITCH CLOCK PULSE FOR ACOUSTIC LIMIT SWITCH
Q 4.0 Q 4.1 Q 4.2	POSDIR NEGDIR HOOTER	OUTPUT FOR DIRECTION OUTPUT FOR DIRECTION ACOUSTIC FAULT SIGNAL
Q 5.0 Q 5.1	OPENGR CLOSGR	OUTPUT FOR OPEN GRIPPER OUTPUT FOR CLOSE GRIPPER
Q 6.0	INSIGNAL	PRELIM. CONTACT SIGNAL FOR CHANNEL 1 (INVERSE OF I 33.1)
l 32.0 l 32.1	MAINSW START	MAIN SWITCH: DRIVE ENABLE START OF POSITIONING PROGRAM
33.0 33.1 33.2 33.3	ENDPOS ENDNEG GRUP GRDOWN	LIMIT SWITCH FOR POSITIVE DIRECTION LIMIT SWITCH FOR NEGATIVE DIRECTION GRIPPER IN HOME POS. (UP) GRIPPER IN PICKUP/EJECT POS. (DOWN)
DB 100	DATA1	TRAVERSING DATA/ERROR MESSAGES
DW 0 DW 1	DW0 DW1	RESTART ERROR FROM FB 167 (DW10) RESTART ERROR FROM FB 167 (DW13)
DR 11 DL 11		POSITION NUMBER FOR HOME POSITION POSITION NUMBER FOR EJECT POS.
DR 12 DL 12	DR12 DL12	FIRST EJECT POSITION LAST EJECT POSITION
DB128	DBCH1	DB FOR CHANNEL 1


Restart routine (FB 20)




Cyclic program for x axis (FB 30)




Reference point approach FB 31




Select next position (FB 32)



Select and approach position (FB 33)



Interrupt service routine for x axis (FB 34)



DB100 TRAVERSING DATA ***** # # # DATA BLOCK WITH TRAVERSING DATA FOR CHANNEL 1 # # # ******* DW 0 - ERROR FLAGGED IN RESTART ROUTINE BY FB167 (DB128/DW10) DW 1 - ERROR FLAGGED IN RESTART ROUTINE BY FB167 (DB128/DW13) DR 11 - POSITION NUMBER FOR HOME POSITION DL 11 - II II II II POSITION DR 12 - II II II II POSITION DL 12 - II II II II POSITION 0: KH = 0000;DW10 FROM DB128 IN RESTART ROUTINE DW13 II II II II II 1: KH = 0000;KH = 0000;2: 3: KH = 0000;4: KH = 0000;KH = 0000;5: 6: KH = 0000;7: KH = 0000;8: KH = 0000;9: KH = 0000;10: KH = 0000;PICKUP / HOME POSITION 11: KY = 008,002;12: KY = 006,004;LAST / FIRST EJECT POSITION 13: KH = 0000;14: KH = 0000;15: KH = 0000;16: KH = 0000; KH = 0000;17: 18: KH = 0000;19: KH = 0000;20: KH = 0000;) SCRATCH FLAGS - INTERRUPT SERVICE KH = 0000;21:) ROUTINE (115/135/155U) KH = 0000;22:) 23: KH = 0000;) 24: KH = 0000;) KH = 0000;25:) 26: KH = 0000;) 27: KH = 0000;) KH = 0000;28: 29: KH = 0000;KH = 0000;30:) SCRATCH FLAGS - RESTART ROUTINE 31: KH = 0000;) (135/150U) 32: KH = 0000;) KH = 0000; 33:) 34: KH = 0000;) KH = 0000;35:) KH = 0000;36:) 37: KH = 0000;) 38: KH = 0000;39: KH = 0000;KH = 0000;40:) RS DATA - INTERRUPT SERVICE 41: KH = 0000;) ROUTINE (135/155U) 42: KH = 0000;) 43: KH = 0000;) 44: KH = 0000;45: KH = 0000;) RS DATA - RESTART ROUTINE 46: KH = 0000;) (135/150U) KH = 0000;47:) 48: KH = 0000;) KH = 0000;49: 50:

DB128

0:	KH = 0000;	
1:	KS =' ';	MACHINE-READABLE PRODUCT DESIGNATION
4:	S =' ';	FIRMWARE VERSION
7:	KS =' ';	HARDWARE VERSION
8:	KH = 0000;	ERROR NO. 1 FROM IP
9:	KH = 0000;	ERROR NO. 2 FROM IP
10:	KH = 0000;	ERROR NO. 3 FROM IP
11:	KH = 0000;	
12:	KH = 0000;	
13:	KH = 0000;	PAFE NIBBLES
14:	KH = 0000;	
15:	KH = 0000;	
	KH = 0000;	INDIRECT INITIALIZATION
	KH = 0000;	INTERRUPT BYTES CHANNEL 1
	KH = 0000;	INTERRUPT BITES CHANNEL 1 INTERRUPT BYTES CHANNEL 2
	KH = 0000;	INTERCOFT DITES CHANNED 2
	KY = 000,000;	MODE / DBNR
	KH = 0000;	
	KY = 000,000;	FEEDBACK POSITION NUMBER
	KM = 00000000 00000000000000000000000000	STATUS BITS
30:	KH = 0000;] ACTUAL VALUE
31:	KH = 0000;]
	KH = 0000;) FINAL COUNT (ZYSY)
	KH = 0000;)
	KH = 0000;	
	KH = 0000;	NEW POS. NO.
36:	KM = 0000000 0000000;	CONTROL BITS
37:	KH = 0000;) POS. VALUE) FOR POS 0
38:	KH = 0000;	
39:	KH = 0000;] BEE1)
	KH = 0000;	
	KH = 0000;) BEE2)
42:	KH = 0000;	
43:	KH = 0000;	BEE3)
	KH = 0000;	CONTROL BIT: GAUE)
45:	KH = 0000;	CONTROL BIT: ADD
46:	KH = 0000;] ZERO OFFSET VALUE
47:	KH = 0000;]
48:	KH = 0000;) MODULO VALUE FOR
49:	KH = 0000;) ROTARY AXIS
50:	KH = 0004;] BEE1 f. POS 1- 254
51:	KH = 0000;	
52:	KH = 0000;) BEE2 f. POS 1- 254
53:	KH = 0400;)
54:	KH = 0000;] BEE3 f. POS 1- 254
55:	KH = 0200;]
56:	KH = 0000;	UNASSIGNED
57:	KH = 0000;	UNASSIGNED
58:	KY = 000,015;	NO. OF POSITIONS
59:	KH = 0000;	UNASSIGNED
60:	KH = 0001;	1ST POS. NO.
61:	KH = 0015;] 1ST VALUE
62:	KH = 0000;]
63:	KH = 0002;	2ND POS. NO.
64:	KH = 0010;] 2ND VALUE
65:	KH = 0000;]
66:	KH = 0003;	3RD POS. NO.
67:	KH = 0020;] 3RD VALUE
68:	KH = 0000;]

IP	240
----	-----

69:	KH = 0004;	4TH POS. NO.
70:	KH = 0025;] 4TH VALUE
71:	KH = 0000;]
72:	KH = 0005;	5TH POS. NO.
73:	KH = 0000;] 5TH VALUE
74:	KH = 0000;]
75:	KH = 0006;	6TH POS. NO.
76:	KH = 0004;] 6TH VALUE
77:	KH = 0000;]
78:	KH = 0007;	7TH POSITION
79:	KH = 0030;	
80:	KH = 0000;	
81:	KH = 0008;	8TH POSITION
82:	KH = 0050;	
83:	KH = 0000;	
84:	KH = 0009;	9TH POSITION
85:	KH = 0030;	
86:	KH = 5000;	
87:	KH = 000A;	10TH POSITION
88:	KH = 0002;	
89:	KH = 0000;	
90:	KH = 000B;	11TH POSITION
91:	KH = 0051;	
92:	KH = 0000;	
93:	KH = 000C;	12TH POSITION
94:	KH = 0000;	
95:	KH = 0000;	
96:	KH = 000D;	13TH POSITION
97:	KH = F020;	
98:	KH = 0000;	
99:	KH = 000E;	14TH POSITION
100:	KH = F040;	
101:	KH = 0500;	
102:	KH = 000F;	15TH POSITION
103:	KH = F250;	
104:	KH = 0000;	
105:		

FB 20 NETWORK 1 0000 GENERATE LOG. "0" AND "1" ***** # # RESTART PROGRAM CONFIGURE AXIS 1 # # # ***** NAME :ANLAUF 0005 :A F 0.0 -RLO0 0006 R F 0.0 -RLO0 0.1 -RLO1 0.1 -RLO1 0007 :AN F 0008 :S F :*** 0009 F 0.0 = RLO0FLAG FOR "0" SIGNAL FLAG FOR "1" SIGNAL F 0.1 = RLO1NETWORK 2 000A SAVE SCRATCH FLAGS / RS DATA A000 : _____ 000B :L FW 240 SAVE FLAGS 240-255 :T DW 30 000C (SEE TECH. SPECS. FOR FB) 000D :L FW 242 REQUIRED ONLY FOR 150U 000E :T DW 31 AND FOR 135U WITH PRESET. OF :L FW 244 000F RESTART MODE IN DX0 0010 :т DW 32 (AUTO. WARM RESTART ON :L FW 246 0011 POWER-UP) 0012 :T DW 33 0013 :L FW 248 0014 ÷т DW 34 0015 ۲Ľ FW 250 :т DW 35 0016 :L FW 252 0017 0018 :T DW 36 0019 FW 254 :L 001A ιт DW 37 001B : -----001C :L RS 60 SAVE RS DATA 001D :T DW 45 001E :Г RS 61 REQUIRED ONLY FOR 150U AND 001F ÷т DW 46 135U WITH PRESET. OF RESTART 0020 :L RS 62 MODE IN DX0 0021 :T DW 47 (AUTO. WARM RESTART ON :L RS 63 0022 POWER-UP) 0023 :т DW 48 SYSTEM DATA RS150 - RS153 0024 : MUST BE SAVED IN 150U :*** 0025 _____ NETWORK 3 0026 RESET AUXILIARY FLAGS :L KH 0000 0026 -NPOS 0028 :T FY 60 0029 :T FY 61 -RESPONSE 002A

:T FY 62 -CNTL 002B ÷т FY 63 -STATBITS :T FY 64 002C -STATUS 002D :T FY 65 -ERROR :T FY 66 002E -FBPOS ιт FY 67 002F -EJECTPOS FW 68 0030 ÷т -INTCH1 0031 :*** _____

FY 61 = FY 62 = FY 63 = FY 64 =	= STA = STA = ERR(= FBP(= EJE(PONS L TBIT TUS OR OS CTPO	rs		NO. OF NEXT POS. TO BE APPROACHED RESPONSE WHEN POSITION IS REACHED CONTROL BITS (DL36) STATUS BITS (DR29) STATUS FROM POSITIONING PROG. (FB10) CAUSE OF GROUP ERROR (F64.7) FEEDBACK POSITION NUMBER (DR28) NEXT EJECT POS. TO BE APPROACHED INTERR.REQUEST BYTES CHANNEL 1
NEELODIA 4		<u> </u>	2.2	CONTRACT	
NETWORK 4 0032			32	CONFIGU	RE 1P 240
0032 0033 NAME	:JU .cmpi				
0033 NAME 0034 BGAD					
0034 BGAD 0035 KANR					
0035 RANK			+128		
0030 DBNK 0037 AFL					
0037 APE			+10		
0039 BCD					
003A PRA1	:	KM	000000	00 00000001	
				00 00011111	
003C RUND		KF			
003D LOSE					
003E DAV		KF			
003F PAFE	:	FY	200 -1	PAFE	
0040 BER		KF			NOT FOR 115U AND 135U
0041 ABIT	:	ΚY	0,0		II II II II II
0042	:				
0043	:Γ	FΥ	200	-PAFE	
0044	:Γ	KH	0000		
0046	:> <f< td=""><td></td><td></td><td></td><td></td></f<>				
			65.7		
			128	-DBCH1	
			10		
				-DATA1	
	т			-DW0	
	:C			-DBCH1	
	:L		13		
	:C			-DATA1	
	:Т :***	Dw	1	-DW1	
0050	: ^ * *				
FY 200 = F 65.7 = DW 0 = DW 1 =	= ERR(= DWO				SEE INSTRUCTION MANUAL SECT. 6.4 PAFE GROUP ERROR FLAG (-> FY200) RESTART ERR.FLAGGED BY FB167 (DW10) RESTART ERR.FLAGGED BY FB167 (DW13)
DB 128 = DB 100 =					DATA BLOCK CHANNEL 1 TRAVERSING DATA / ERROR FLAGS

NETWORK 5		0051	RELOAD SCRATCH FLAGS / RS DATA
0051	:		
0052	:г	DW 30	RELOAD FLAGS 240-255
0053	÷т	FW 240	
0054	۲	DW 31	REQUIRED ONLY AS IN
0055	÷т	FW 242	NETWORK 2 (SAVE SCRATCH
0056	۲	DW 32	FLAGS / RS DATA)
0057	÷т	FW 244	
0058	۲	DW 33	
0059	÷т	FW 246	
005A	۲	DW 34	
005B	÷т	FW 248	
005C	۲	DW 35	
005D	÷т	FW 250	
005E	۲	DW 36	
005F	÷т	FW 252	
0060	۲Ľ	DW 37	
0061	÷т	FW 254	
0062	:		
0063	۲	DW 45	RELOAD RS DATA
0064	÷т	RS 60	
0065	۲	DW 46	REQUIRED ONLY AS PER
0066	÷т	RS 61	NETWORK 2 (SAVE SCRATCH FLAGS /
0067	۲	DW 47	RS DATA)
0068	÷т	RS 62	FOR 150U: RS150 - RS153
0069	:Г	DW 48	
006A	:т	RS 63	
006B	:		
006C	BE		

FB 30					
NETWORK 1		0000)	READ ACT	UAL VALUE FROM IP 240
#########	#####	####	+######	#####	
#				#	
# CYCLIC I #	PROGR	AM F	OR X A	XIS # #	
# ##########	#####	####	######		
NAME :X-AC	CHSE				
0005	:C	DB	128	-DBCH1	
	:				
	:JU				
0008 NAME 0009 DBNR					
0000 FKT	:	КY	1,0		READ ACT. VAL. AND STATUS AREA
000B PAFE	:	FY		-PAFE	
000C	:Г	FY	200	-PAFE	
000D	:Г	KH	0000		
	:> <f< td=""><td></td><td>~= =</td><td></td><td></td></f<>		~= =		
		F	65.7	-ERR07	
	: • т.	ייי	20		
	:L :Т	DR FY		-FBPOS	
	•1 :L			1 21 00	
	:т			-STATBITS	
	:				
0017	:***				
FY 200 =	= PAF	E			SEE INSTRUCTION MANUAL SECT. 6.4
F 65.7 =					PAFE GROUP ERROR FLAG (->FY200)
FY 66 =					FEEDBACK POSITION NUMBER (DR28)
FY 63 =	= STA	TBIT	S		STATUS BITS (DR29)
DB 128 =	= DBCI	H1			DATA BLOCK CHANNEL 1
NETWORK 2		H1 001	.8	ENABLE	DATA BLOCK CHANNEL 1 / MAIN SWITCH
NETWORK 2 0018	÷A	001 I	32.0	ENABLE -MAINSW	
NETWORK 2 0018 0019	:A :JC	001 I =NT	32.0 TW3	-MAINSW	/ MAIN SWITCH
NETWORK 2 0018 0019 001A	:A :JC :A	001 I =NT F	32.0 CW3 0.0	-MAINSW -RLOO	
NETWORK 2 0018 0019 001A 001B	:A :JC :A :=	001 I =NT F Q	32.0 2W3 0.0 4.0	-MAINSW -RLOO -POSDIR	/ MAIN SWITCH
NETWORK 2 0018 0019 001A 001B 001C	:A :JC :A	001 I =NT F Q Q	32.0 TW3 0.0 4.0 4.1	-MAINSW -RLOO	/ MAIN SWITCH
NETWORK 2 0018 0019 001A 001B 001C	:A :JC :A := :=	001 I =NI F Q Q	32.0 CW3 0.0 4.0 4.1	-MAINSW -RLOO -POSDIR -NEGDIR	/ MAIN SWITCH
NETWORK 2 0018 0019 001A 001B 001C 001D	:A :JC :A := :=	001 I F Q Q Q	32.0 rw3 0.0 4.0 4.1 4.2	-MAINSW -RLOO -POSDIR -NEGDIR -HOOTER	/ MAIN SWITCH
NETWORK 2 0018 0019 001A 001B 001C 001D 001E 001F 0020	: A : JC : A : = : = : = : =	001 I F Q Q Q Q Q	32.0 W3 0.0 4.0 4.1 4.2 5.0	-MAINSW -RLOO -POSDIR -NEGDIR -HOOTER -OPENGR	/ MAIN SWITCH
NETWORK 2 0018 0019 001A 001B 001C 001D 001E 001F 0020 0022	:A :JC := := := := :L :SD	001 I F Q Q Q Q Q KH T	32.0 W3 0.0 4.0 4.1 4.2 5.0 5.1 0000 1	-MAINSW -RLOO -POSDIR -NEGDIR -HOOTER -OPENGR -CLOSGR -POSTIMER	/ MAIN SWITCH
NETWORK 2 0018 0019 001A 001B 001C 001D 001E 001F 0020 0022 0023	:A :JC := := := := :L :SD :SD	001 I F Q Q Q Q Q KH T T	32.0 W3 0.0 4.0 4.1 4.2 5.0 5.1 0000 1 2	-MAINSW -RLO0 -POSDIR -NEGDIR -HOOTER -OPENGR -CLOSGR -POSTIMER -STOPTIMER	/ MAIN SWITCH
NETWORK 2 0018 0019 001A 001B 001C 001D 001E 001F 0020 0022 0023 0024	:A :JC :A := := := : : : SD :SD	001 I F Q Q Q Q Q KH T T	32.0 W3 0.0 4.0 4.1 4.2 5.0 5.1 0000 1 2 3	-MAINSW -RLO0 -POSDIR -NEGDIR -HOOTER -OPENGR -CLOSGR -POSTIMER -STOPTIMER -REFTIMER	/ MAIN SWITCH
NETWORK 2 0018 0019 001A 001B 001C 001D 001E 001F 0020 0022 0023 0024 0025	: A : JC : A : = : = : = : L : SD : SD : SD : T	001 =NT F Q Q Q Q Q KH T T FY	32.0 W3 0.0 4.0 4.1 4.2 5.0 5.1 0000 1 2 3 60	-MAINSW -RLO0 -POSDIR -NEGDIR -HOOTER -OPENGR -CLOSGR -CLOSGR -POSTIMER -STOPTIMER -REFTIMER -NPOS	/ MAIN SWITCH
NETWORK 2 0018 0019 001A 001B 001C 001D 001E 001F 0020 0022 0023 0024 0025 0026	: A : JC : A : = : = : = : L : SD : SD : SD : T : T	001 I F Q Q Q Q Q KH T T T FY	32.0 W3 0.0 4.0 4.1 4.2 5.0 5.1 0000 1 2 3 60 61	-MAINSW -RLO0 -POSDIR -NEGDIR -HOOTER -OPENGR -CLOSGR -CLOSGR -POSTIMER -STOPTIMER -REFTIMER -REFTIMER -NPOS -RESPONSE	/ MAIN SWITCH
NETWORK 2 0018 0019 001A 001B 001C 001D 001E 001F 0020 0022 0023 0024 0025	: A : JC : A : = : = : = : L : SD : SD : SD : T	001 =NT F Q Q Q Q Q KH T T FY	32.0 W3 0.0 4.0 4.1 4.2 5.0 5.1 0000 1 2 3 60	-MAINSW -RLO0 -POSDIR -NEGDIR -HOOTER -OPENGR -CLOSGR -CLOSGR -POSTIMER -STOPTIMER -REFTIMER -NPOS	/ MAIN SWITCH
NETWORK 2 0018 0019 001A 001B 001C 001D 001E 001F 0020 0022 0023 0024 0025 0026 0027	: A : JC : A : = : = : = : L : SD : SD : SD : T : T : T	001 I F Q Q Q Q Q KH T T FY FY	32.0 W3 0.0 4.0 4.1 4.2 5.0 5.1 0000 1 2 3 60 61 62	-MAINSW -RLO0 -POSDIR -NEGDIR -HOOTER -OPENGR -CLOSGR -CLOSGR -POSTIMER -STOPTIMER -REFTIMER -REFTIMER -NPOS -RESPONSE -CNTL	/ MAIN SWITCH
NETWORK 2 0018 0019 001A 001B 001C 001D 001E 001F 0020 0022 0023 0024 0025 0026 0027 0028	: A : JC : A : = : = : = : L : SD : SD : T : T : T : T	001 I F Q Q Q Q Q KH T T FY FY FY	32.0 W3 0.0 4.0 4.1 4.2 5.0 5.1 0000 1 2 3 60 61 62 63	-MAINSW -RLO0 -POSDIR -NEGDIR -HOOTER -OPENGR -CLOSGR -CLOSGR -POSTIMER -STOPTIMER -REFTIMER -REFTIMER -REFTIMER -RESPONSE -CNTL -STATBITS	/ MAIN SWITCH
NETWORK 2 0018 0019 001A 001B 001C 001D 001E 001F 0020 0022 0023 0024 0025 0026 0027 0028 0029	: A : JC : A : = : = : = : L : SD : SD : T : T : T : T : T	001 I F Q Q Q Q Q KH T T FY FY FY FY	32.0 W3 0.0 4.0 4.1 4.2 5.0 5.1 0000 1 2 3 60 61 62 63 64	-MAINSW -RLO0 -POSDIR -NEGDIR -HOOTER -OPENGR -CLOSGR -CLOSGR -POSTIMER -STOPTIMER -REFTIMER -REFTIMER -RESPONSE -CNTL -STATBITS -STATUS	/ MAIN SWITCH
NETWORK 2 0018 0019 001A 001B 001C 001D 001E 001F 0020 0022 0023 0024 0025 0026 0027 0028 0029 002A 002B 002C	: A : JC : A : = : = : = : L : SD : SD : T : T : T : T : T : T : T : T	001 I F Q Q Q Q KH T T FY FY FY FY FY FY	32.0 W3 0.0 4.0 4.1 4.2 5.0 5.1 0000 1 2 3 60 61 62 63 64 65 66 67	-MAINSW -RLO0 -POSDIR -NEGDIR -HOOTER -OPENGR -CLOSGR -CLOSGR -POSTIMER -STOPTIMER -REFTIMER -REFTIMER -REFTIMER -RESPONSE -CNTL -STATBITS -STATUS -ERROR	/ MAIN SWITCH
NETWORK 2 0018 0019 001A 001B 001C 001D 001E 001F 0020 0022 0023 0024 0025 0026 0027 0028 0029 0028 0029 002A 002B 002C 002D	: A : JC : A : = : = : = : L : SD : SD : T : T : T : T : T : T : T : T	001 I F Q Q Q Q KH T T FY FY FY FY FY FY FY FY DL	32.0 W3 0.0 4.0 4.1 4.2 5.0 5.1 0000 1 2 3 60 61 62 63 64 65 66 67 36	-MAINSW -RLO0 -POSDIR -NEGDIR -HOOTER -OPENGR -CLOSGR -CLOSGR -COSTIMER -STOPTIMER -REFTIMER -REFTIMER -REFTIMER -RESPONSE -CNTL -STATBITS -STATUS -ERROR -FBPOS	/ MAIN SWITCH
NETWORK 2 0018 0019 001A 4 001B 4 001C 001D 4 001C 001F 0020 0022 4 0022 4 0022 4 0025 0024 0025 0024 0025 0022 0022 0022 0022 0022 0022	: A : JC : A : = : = : = : SD : SD : T : T : T : T : T : T : T : JU	001 I = NT F Q Q Q Q Q Q Q KH T T FY FY FY FY FY FY FY FY FY FY FY	32.0 W3 0.0 4.0 4.1 4.2 5.0 5.1 0000 1 2 3 60 61 62 63 64 65 66 67 36 168	-MAINSW -RLO0 -POSDIR -NEGDIR -HOOTER -OPENGR -CLOSGR -CLOSGR -COSTIMER -STOPTIMER -REFTIMER -REFTIMER -REFTIMER -RESPONSE -CNTL -STATBITS -STATUS -ERROR -FBPOS	/ MAIN SWITCH
NETWORK 2 0018 0019 001A 4 001B 0 001C 0 001C 0 001E 4 001F 0 0022 4 0023 0 0024 0 0025 0 0024 0 0025 0 0025 0 0026 0 0028 0 0000000000	: A : JC : A : = : = : = : SD : SD : T : T : T : T : T : T : T : JU : STE	001 I =NT F Q Q Q Q Q Q Q KH T T F Y F Y F Y F Y F Y F Y F Y F Y F U L F U L F O L F F D D F C D D F F D D F F D D F F D D F F D D D F F D D D F F D D D F F D D D D D F F D	32.0 W3 0.0 4.0 4.1 4.2 5.0 5.1 0000 1 2 3 60 61 62 63 64 65 66 67 36 168 NS	-MAINSW -RLO0 -POSDIR -NEGDIR -HOOTER -OPENGR -CLOSGR -CLOSGR -COSTIMER -STOPTIMER -REFTIMER -REFTIMER -REFTIMER -RESPONSE -CNTL -STATBITS -STATUS -ERROR -FBPOS	/ MAIN SWITCH
NETWORK 2 0018 0019 001A 001B 001C 001D 001E 001F 0020 0023 0024 0025 0024 0025 0024 0025 0026 0027 0028 0028 0029 0028 0029 0028 0029 0028 0029 0028 0029 0028 0029 0028 0029 0028 0029 0028 0028	: A : JC : A : = : = : = : SD : SD : T : T : T : T : T : T : T : JU : STE :	001 I =NT F Q Q Q Q Q Q C KH T T F Y F Y F Y F Y F Y F Y F Y F Y KF K F C KF	32.0 W3 0.0 4.0 4.1 4.2 5.0 5.1 0000 1 2 3 60 61 62 63 64 65 66 67 36 168 DS +0	-MAINSW -RLO0 -POSDIR -NEGDIR -HOOTER -OPENGR -CLOSGR -CLOSGR -COSTIMER -STOPTIMER -REFTIMER -REFTIMER -REFTIMER -RESPONSE -CNTL -STATBITS -STATUS -ERROR -FBPOS	/ MAIN SWITCH RESET PROGRAM
NETWORK 2 0018 0019 001A 001B 001C 001D 001E 001F 0020 0023 0024 0023 0024 0025 0024 0025 0026 0027 0028 0028 0028 0029 0028 0028 0029 0028 0029 0028 0029 0028 0029 0028 0028	: A : JC : A : = : = : = : L : SD : T : T : T : T : T : T : T : JU : STET : 1 : 1 : 1 : 1 : 1 : 1 : 1 : 1 : 1 : 1	001 I =NI F Q Q Q Q Q Q KH T T F Y F Y F Y F Y F Y F Y F Y F Y KF KY	32.0 W3 0.0 4.0 4.1 4.2 5.0 5.1 0000 1 2 3 60 61 62 63 64 65 66 67 36 168 DS +0 20,0	-MAINSW -RLO0 -POSDIR -NEGDIR -HOOTER -OPENGR -CLOSGR -POSTIMER -STOPTIMER -REFTIMER -REFTIMER -NPOS -RESPONSE -CNTL -STATBITS -STATUS -ERROR -FBPOS -EJECTPOS	/ MAIN SWITCH
NETWORK 2 0018 0019 001A 001B 001C 001D 001E 001F 0020 0023 0024 0025 0024 0025 0024 0025 0026 0027 0028 0028 0029 0028 0029 0028 0029 0028 0029 0028 0029 0028 0029 0028 0029 0028 0029 0028 0028	: A : JC : A : = : = : = : L : SD : T : T : T : T : T : T : T : JU : STET : 1 : 1 : 1 : 1 : 1 : 1 : 1 : 1 : 1 : 1	001 I =NI F Q Q Q Q Q Q KH T T F Y F Y F Y F Y F Y F Y F Y F Y KF KY	32.0 W3 0.0 4.0 4.1 4.2 5.0 5.1 0000 1 2 3 60 61 62 63 64 65 66 67 36 168 DS +0	-MAINSW -RLO0 -POSDIR -NEGDIR -HOOTER -OPENGR -CLOSGR -CLOSGR -COSTIMER -STOPTIMER -REFTIMER -REFTIMER -REFTIMER -RESPONSE -CNTL -STATBITS -STATUS -ERROR -FBPOS	/ MAIN SWITCH RESET PROGRAM
NETWORK 2 0018 0019 001A 001B 001C 001C 001E 001F 0020 0022 0023 0024 0025 0024 0025 0024 0025 0024 0025 0026 0027 0028 0028 0029 0028 0029 0028 0029 0028 0029 0028 0029 0028 0029 0028 0029 0028 0029 0028 0029 0028 0029 0028 0029 0028 0029 0028 0029 0028 0029 0028 0029 0028 0029 0028 0029 0028 0029 0028 0028	: A : JC : A : = : = : = : SD : SD : T : T : T : T : T : T : T : JU : STET : : EEU	001 I =NI F Q Q Q Q Q Q KH T T F Y F Y F Y F Y F Y F Y F Y F Y KF KY	32.0 W3 0.0 4.0 4.1 4.2 5.0 5.1 0000 1 2 3 60 61 62 63 64 65 66 67 36 168 DS +0 20,0	-MAINSW -RLO0 -POSDIR -NEGDIR -HOOTER -OPENGR -CLOSGR -POSTIMER -STOPTIMER -REFTIMER -REFTIMER -NPOS -RESPONSE -CNTL -STATBITS -STATUS -ERROR -FBPOS -EJECTPOS	/ MAIN SWITCH RESET PROGRAM

32.0 = MAINSW MAIN SWITCH: ENABLE FOR CONTROL SYSTEM Ι 0.0 = RLO0FLAG FOR "0" SIGNAL F Q 4.0 = POSDIR OUTPUT FOR DIRECTION CONTROL Q 4.1 = NEGDIROUTPUT FOR DIRECTION CONTROL 4.2 = HOOTERACOUSTIC FAULT SIGNAL 0 5.0 = OPENGROUTPUT 'OPEN GRIPPER' Q OUTPUT 'CLOSE GRIPPER' 5.1 = CLOSGR 0 Т 1 = POSTIMER WATCHDOG TIMER FOR POSITIONING = STOPTIMER т 2 TIMER FOR MOTOR DECELERATION Т 3 = REFTIMER DELAY FOR ZERO MARK AFTER PRELIM.CONT. FY 60 = NPOS NO. OF NEXT POS. TO BE APPROACHED = RESPONSE RESPONSE WHEN POSITION IS REACHED FY 61 FY 62 = CNTL CONTROL BITS (DL36) FY 63 = STATBITS STATUS BITS (DR29) FY 64 = STATUS STATUS FROM POSITIONING PROG. (FB10) FY 65 = ERROR CAUSE OF GROUP ERROR FLAG (F64.7) FY 66 = FBPOS FEEDBACK POSITION NUMBER (DR28) FY 67 = EJECTPOS NEXT EJECT POS. TO BE APPROACHED = PAFE FY 200 SEE MANUAL SECTION 6.4 NETWORK 3 0035 REFERENCE POINT APPROACH : 0035 _____ 0036 :AN F 64.3 -REFEND 0037 :JC FB 31 0038 NAME :REFFAHRT 0039 : :*** 003A F = 64.3 = REFENDEND OF REFERENCE POINT APPROACH NETWORK 4 003B SET UP POSITIONS 003B :O F 64.2 -REFACTIV 003C :O F 64.0 -POSACTIV :0 Q 5.0 -OPENGR :0 Q 5.1 -CLOSGR 003D RESPONSES COMPLETED 003E :JC =NTW5 003F 0040 : ------0041 C DB 100 -DATA1 0042 : :A F 64.5 -MACHCYC 0043 :JC =AUSW 0044 0045 :A I 32.1 -START 0046 :JC =STRT 0047 ۲Ľ DR 11 -HOMEPOS POS.NO. FOR HOME POS. T FY 60 0048 -NPOS 0049 :L KH 0000 RESET RESPONSES 004B :T FY 61 -RESPONSE :JU =NTW5 004C 004D STRT : START MEASURES 004E :L DL 11 -MACHPOS POS.NO. FOR PICKUP POINT :T FY 60 004F -NPOS 0050 :L DR 12 -DR12 POS.NO. OF 1ST EJECT POS. :T FY 67 0051 -EJECTPOS 0.1 -RLO1 0052 ÷А F :S F 61.1 -RESP02 0053 READY RESPONSE R F 61.0 -RESP01 0054 0055 :S F 64.5 -MACHCYC 0056 :JUL =NTW5 AUXILIARY FLAG 0056 :JU =NTW5 0057 AUSW : SELECTION OF NEXT POS. 0058 :JU FB 32 AND RESPONSE 0059 NAME :AUSWAHL 0054 : 005B NTW5 :***

Q 5.1 F 64.5 I 32.1 DR 11 FY 60 FY 61 DL 11 DR 12 FY 67	= OPE = CLC = MAC = STA = HOM = NPC = RES = MAC = DR1 = EJE = RLC = RES = RES	ACTI NGR SGR HCYC RT EPOS PONS PONS 2 CTPC 1 P02 P01	V S S S S S		REF.POINT APPROACH IN PROGRESS POSITIONING IN PROGRESS OPEN GRIPPER OUTPUT CLOSE GRIPPER OUTPUT MACHINING CYCLE IN PROGRESS START OF POSITIONING PROGRAM POS.NO. FOR HOME POSITION NO. OF NEXT POS. TO BE APPROACHED RESPONSE WHEN POSITION IS REACHED POS. NO. FOR PICKUP POINT FIRST EJECT POS. TO BE APPROACHED FLAG FOR "1" SIGNAL CLOSE GRIPPER OPEN GRIPPER TRAVERSING DATA / ERROR FLAGS
NETWORK	5	005	C	POSITIC	DNING
005C	:				
005D	:AN			-REFACTIV	
005E	:AN	Q	5.0	-OPENGR	
005F	:AN	Q	5.1	-CLOSGR	
0060	:JC	FB	33		
0061 NAM	E :POS	/ANW	I		
0062	:				
0063	:***				
F 64.2	= REF	ACTI	V		REF. POINT APPROACH IN PROGRESS
Q 5.0	= OPE	NGR			OPEN GRIPPER OUTPUT
Q 5.1	= CLC	SGR			CLOSE GRIPPER OUTPUT
NETWORK	C				
		006	4	ERROR /	LIMIT SWITCH MONITORING
0064	:				LIMIT SWITCH MONITORING
0064 0065	: :A	F	64.3	-REFEND	
0064 0065 0066	: :A :AN	F	64.3 63.0	-REFEND -SYNC	LIMIT SWITCH MONITORING
0064 0065 0066 0067	: :A :AN :S	F	64.3 63.0	-REFEND -SYNC	
0064 0065 0066 0067 0068	: : A : AN : S :	F F F	64.3 63.0 65.6	-REFEND -SYNC -ERR06	SYNCHRONIZATION MONITORING
0064 0065 0066 0067 0068 0069	: : A : AN : S : : O	F F F	64.3 63.0 65.6	-REFEND -SYNC -ERR06 -ERR00	
0064 0065 0066 0067 0068 0069 006A	: :A :S : :0 :0	न न न न	64.3 63.0 65.6 65.0 65.0	-REFEND -SYNC -ERR06 -ERR00 -ERR06	SYNCHRONIZATION MONITORING
0064 0065 0066 0067 0068 0069 006A 006B	: : A : S : : O : O : O	म म म म	64.3 63.0 65.6 65.0 65.6 65.7	-REFEND -SYNC -ERR06 -ERR00 -ERR06 -ERR07	SYNCHRONIZATION MONITORING
0064 0065 0066 0067 0068 0069 006A 006B 006B	: : A : S : C : O : O : S	म म म म	64.3 63.0 65.6 65.0 65.6 65.7	-REFEND -SYNC -ERR06 -ERR00 -ERR06	SYNCHRONIZATION MONITORING
0064 0065 0066 0067 0068 0069 006A 006B 006C 006D	: : A : S : C : O : O : S :	म म म म म	64.3 63.0 65.6 65.0 65.6 65.7 64.7	-REFEND -SYNC -ERR06 -ERR06 -ERR07 -FAULT	SYNCHRONIZATION MONITORING GENERATE GROUP ERROR FLAG
0064 0065 0066 0067 0068 0069 006A 006B 006C 006D 006D	: :A :S :0 :0 :0 :S : 0	म म म म म म म म	64.3 63.0 65.6 65.0 65.6 65.7 64.7 65.0	-REFEND -SYNC -ERR06 -ERR06 -ERR07 -FAULT -ERR00	SYNCHRONIZATION MONITORING GENERATE GROUP ERROR FLAG ERROR FLAGS WHICH RESULT IN
0064 0065 0066 0067 0068 0069 006A 006B 006C 006D 006E 006F	: :A :S :0 :0 :0 :S : :0 :0 :0	मम ममम मम	64.3 63.0 65.6 65.0 65.6 65.7 64.7 65.0 65.4	-REFEND -SYNC -ERR06 -ERR06 -ERR07 -FAULT -ERR00 -ERR04	SYNCHRONIZATION MONITORING GENERATE GROUP ERROR FLAG
0064 0065 0066 0067 0068 0069 006A 006B 006C 006D 006E 006F 006F	: :A :S :0 :0 :0 :S : :0 :0 :0 :0	मनम मनम मनम	64.3 63.0 65.6 65.6 65.7 64.7 65.0 65.4 65.5	-REFEND -SYNC -ERR06 -ERR06 -ERR07 -FAULT -ERR00 -ERR04 -ERR05	SYNCHRONIZATION MONITORING GENERATE GROUP ERROR FLAG ERROR FLAGS WHICH RESULT IN
0064 0065 0066 0067 0068 0069 006A 006B 006C 006D 006E 006F 0070 0071	: :A :S :0 :0 :0 :S : :0 :0 :0 :0 :0	मिमम ममम ममम	64.3 63.0 65.6 65.7 64.7 65.0 65.4 65.5 65.6	-REFEND -SYNC -ERR06 -ERR06 -ERR07 -FAULT -ERR00 -ERR04 -ERR05 -ERR06	SYNCHRONIZATION MONITORING GENERATE GROUP ERROR FLAG ERROR FLAGS WHICH RESULT IN
0064 0065 0066 0067 0068 0069 006A 006B 006C 006D 006E 006F 0070 0071 0072	: :A :S :0 :0 :0 :S : :0 :0 :0 :0 :0 :0	मिममम ममम ममम	64.3 63.0 65.6 65.7 64.7 65.0 65.4 65.5 65.6 65.7	-REFEND -SYNC -ERR06 -ERR06 -ERR07 -FAULT -ERR00 -ERR04 -ERR05 -ERR06 -ERR06 -ERR07	SYNCHRONIZATION MONITORING GENERATE GROUP ERROR FLAG ERROR FLAGS WHICH RESULT IN
0064 0065 0066 0067 0068 0069 006A 006B 006C 006D 006E 006F 0070 0071 0072 0073	: :A :S :0 :0 :0 :S : :0 :0 :0 :0 :0 :R	онын ынын ыны Онының ынын	64.3 63.0 65.6 65.7 64.7 65.0 65.4 65.5 65.6 65.7 4.0	-REFEND -SYNC -ERR06 -ERR06 -ERR07 -FAULT -ERR00 -ERR04 -ERR05 -ERR06 -ERR07 -POSDIR	SYNCHRONIZATION MONITORING GENERATE GROUP ERROR FLAG ERROR FLAGS WHICH RESULT IN
0064 0065 0066 0067 0068 0069 006A 006B 006C 006D 006E 006F 0070 0071 0072 0073 0074	: A :AN :S : 0 :0 :0 :0 :0 :0 :0 :0 :R :R	मिममम ममम ममम	64.3 63.0 65.6 65.7 64.7 65.0 65.4 65.5 65.6 65.7	-REFEND -SYNC -ERR06 -ERR06 -ERR07 -FAULT -ERR00 -ERR04 -ERR05 -ERR06 -ERR06 -ERR07	SYNCHRONIZATION MONITORING GENERATE GROUP ERROR FLAG ERROR FLAGS WHICH RESULT IN
0064 0065 0066 0067 0068 0069 006A 006B 006C 006D 006E 006F 0070 0071 0072 0073 0074 0075	: :A :S :0 :0 :0 :0 :0 :0 :0 :0 :0 :0	оораны алан алан Соранын алан	64.3 63.0 65.6 65.7 64.7 65.0 65.4 65.5 65.6 65.7 4.0 4.1	-REFEND -SYNC -ERR06 -ERR06 -ERR07 -FAULT -ERR00 -ERR04 -ERR05 -ERR06 -ERR07 -POSDIR -NEGDIR	SYNCHRONIZATION MONITORING GENERATE GROUP ERROR FLAG ERROR FLAGS WHICH RESULT IN DRIVE SHUTDOWN
0064 0065 0066 0067 0068 0069 006A 006B 006C 006D 006E 006F 0070 0071 0072 0073 0074 0075 0076	: :A :S :0 :0 :0 :0 :0 :0 :0 :0 :0 :0	म ठठमनम समम ममम	64.3 63.0 65.6 65.7 64.7 65.0 65.4 65.5 65.6 65.7 4.0 4.1 64.3	-REFEND -SYNC -ERR06 -ERR07 -FAULT -ERR00 -ERR04 -ERR05 -ERR06 -ERR07 -POSDIR -NEGDIR	SYNCHRONIZATION MONITORING GENERATE GROUP ERROR FLAG ERROR FLAGS WHICH RESULT IN DRIVE SHUTDOWN
0064 0065 0066 0067 0068 0069 006A 006B 006C 006D 006E 006F 0070 0071 0072 0073 0074 0075 0076 0076	: :A :S : :0 :0 :0 :0 :0 :0 :0 :0 :0	ाम ठठमेननेन नमनम मिनमेन	64.3 63.0 65.6 65.7 64.7 65.0 65.4 65.5 65.6 65.7 4.0 4.1 64.3 33.1	-REFEND -SYNC -ERR06 -ERR07 -FAULT -ERR00 -ERR04 -ERR05 -ERR06 -ERR07 -POSDIR -NEGDIR -REFEND -ERFEND -ENDNEG	SYNCHRONIZATION MONITORING GENERATE GROUP ERROR FLAG ERROR FLAGS WHICH RESULT IN DRIVE SHUTDOWN
0064 0065 0066 0067 0068 0069 006A 006B 006C 006D 006E 006F 0070 0071 0072 0073 0074 0075 0076 0076 0077	: :A :AN :S : :0 :0 :0 :0 :0 :0 :0 :0 :R :R :A :AN :R :AN :R	ठाम ठठमनमम मममम ममम	64.3 63.0 65.6 65.7 64.7 65.0 65.4 65.5 65.6 65.7 4.0 4.1 64.3 33.1 4.1	-REFEND -SYNC -ERR06 -ERR07 -FAULT -ERR00 -ERR04 -ERR05 -ERR06 -ERR07 -POSDIR -NEGDIR -REFEND -ERDNEG -ENDNEG -NEGDIR	SYNCHRONIZATION MONITORING GENERATE GROUP ERROR FLAG ERROR FLAGS WHICH RESULT IN DRIVE SHUTDOWN
0064 0065 0066 0067 0068 0069 006A 006B 006C 006D 006E 006F 0070 0071 0072 0073 0074 0075 0076 0077 0078 0079	: :A :S : :0 :0 :0 :0 :0 :0 :0 :0 :0	ाम ठठमेननेन नमनम मिनमेन	64.3 63.0 65.6 65.7 64.7 65.0 65.4 65.5 65.6 65.7 4.0 4.1 64.3 33.1	-REFEND -SYNC -ERR06 -ERR07 -FAULT -ERR00 -ERR04 -ERR05 -ERR06 -ERR07 -POSDIR -NEGDIR -REFEND -ERFEND -ENDNEG	SYNCHRONIZATION MONITORING GENERATE GROUP ERROR FLAG ERROR FLAGS WHICH RESULT IN DRIVE SHUTDOWN
0064 0065 0066 0067 0068 0069 006A 006B 006C 006D 006E 006F 0070 0071 0072 0073 0074 0075 0076 0077 0078 0079 007A	: :A :S : :0 :0 :0 :0 :0 :0 :0 :0 :0	보전기보 전전육북분북 분분분분	64.3 63.0 65.6 65.7 64.7 65.0 65.4 65.5 65.6 65.7 4.0 4.1 64.3 33.1 4.1 64.6	-REFEND -SYNC -ERR06 -ERR07 -FAULT -FAULT -ERR00 -ERR04 -ERR05 -ERR06 -ERR07 -POSDIR -NEGDIR -REFEND -ENDNEG -NEGDIR -NEGDIR -AUXF01	SYNCHRONIZATION MONITORING GENERATE GROUP ERROR FLAG ERROR FLAGS WHICH RESULT IN DRIVE SHUTDOWN
0064 0065 0066 0067 0068 0069 006A 006B 006C 006D 006E 006F 0070 0071 0072 0073 0074 0075 0076 0077 0078 0079 007A 007B	: :A :S : :0 :0 :0 :0 :0 :0 :0 :0 :0	나 보이기님 이이노브러노는 노노노노	64.3 63.0 65.6 65.7 64.7 65.0 65.4 65.5 65.6 65.7 4.0 4.1 64.3 33.1 4.1 64.6 33.0	-REFEND -SYNC -ERR06 -ERR07 -FAULT -FAULT -ERR00 -ERR04 -ERR05 -ERR06 -ERR07 -POSDIR -NEGDIR -REFEND -ENDNEG -NEGDIR -AUXF01 -ENDPOS	SYNCHRONIZATION MONITORING GENERATE GROUP ERROR FLAG ERROR FLAGS WHICH RESULT IN DRIVE SHUTDOWN
0064 0065 0066 0067 0068 0069 006A 006B 006C 006D 006E 006F 0070 0071 0072 0073 0074 0075 0076 0077 0078 0077 0078 0079 007A 007B	: :A :S : :0 :0 :0 :0 :0 :0 :0 :0 :0	FFF FFFF FFFFFFFFFFFFFFFFFFFFFFFFFFFF	64.3 63.0 65.6 65.7 64.7 65.0 65.4 65.5 65.6 65.7 4.0 4.1 64.3 33.1 4.1 64.6 33.0 4.0	-REFEND -SYNC -ERR06 -ERR07 -FAULT -FAULT -ERR00 -ERR04 -ERR05 -ERR06 -ERR07 -POSDIR -NEGDIR -REFEND -ENDNEG -NEGDIR -AUXF01 -ENDPOS -POSDIR	SYNCHRONIZATION MONITORING GENERATE GROUP ERROR FLAG ERROR FLAGS WHICH RESULT IN DRIVE SHUTDOWN
0064 0065 0066 0067 0068 0069 006A 006B 006C 006D 006E 006F 0070 0071 0072 0073 0074 0075 0076 0077 0078 0079 007A 007B 007D	: :A :S :0 :0 :0 :0 :0 :0 :0 :0 :0 :0	나 보이기님 이이노브러노는 노노노노	64.3 63.0 65.6 65.7 64.7 65.0 65.4 65.5 65.6 65.7 4.0 4.1 64.3 33.1 4.1 64.6 33.0	-REFEND -SYNC -ERR06 -ERR07 -FAULT -FAULT -ERR00 -ERR04 -ERR05 -ERR06 -ERR07 -POSDIR -NEGDIR -REFEND -ENDNEG -NEGDIR -AUXF01 -ENDPOS	SYNCHRONIZATION MONITORING GENERATE GROUP ERROR FLAG ERROR FLAGS WHICH RESULT IN DRIVE SHUTDOWN
0064 0065 0066 0067 0068 0069 006A 006B 006C 006D 006E 006F 0070 0071 0072 0073 0074 0075 0076 0077 0078 0077 0078 0079 007A 007B 007C 007D 007E	: :A :S :0 :0 :0 :0 :0 :0 :0 :0 :0 :0	FFF FFFF FFFFFFFFFFFFFFFFFFFFFFFFFFFF	64.3 63.0 65.6 65.7 64.7 65.0 65.4 65.5 65.6 65.7 4.0 4.1 64.3 33.1 4.1 64.6 33.0 4.0 64.6	-REFEND -SYNC -ERR06 -ERR07 -FAULT -FAULT -ERR00 -ERR04 -ERR05 -ERR06 -ERR07 -POSDIR -NEGDIR -REFEND -ENDNEG -NEGDIR -AUXF01 -ENDPOS -POSDIR -AUXF01	SYNCHRONIZATION MONITORING GENERATE GROUP ERROR FLAG ERROR FLAGS WHICH RESULT IN DRIVE SHUTDOWN
0064 0065 0066 0067 0068 0069 006A 006B 006C 006D 006E 006F 0070 0071 0072 0073 0074 0075 0076 0077 0078 0079 007A 007B 007D	: :A :S :0 :0 :0 :0 :0 :0 :0 :0 :0 :0	FFF FFFF FFFFFFFFFFFFFFFFFFFFFFFFFFFF	64.3 63.0 65.6 65.7 64.7 65.0 65.4 65.5 65.6 65.7 4.0 4.1 64.3 33.1 4.1 64.6 33.0 4.0	-REFEND -SYNC -ERR06 -ERR07 -FAULT -FAULT -ERR00 -ERR04 -ERR05 -ERR06 -ERR07 -POSDIR -NEGDIR -REFEND -ENDNEG -NEGDIR -AUXF01 -ENDPOS -POSDIR	SYNCHRONIZATION MONITORING GENERATE GROUP ERROR FLAG ERROR FLAGS WHICH RESULT IN DRIVE SHUTDOWN
0064 0065 0066 0067 0068 0069 006A 006B 006C 006D 006E 006F 0070 0071 0072 0073 0074 0075 0076 0077 0078 0077 0078 0079 007A 007B 007C 007D 007E	: :A :S :0 :0 :0 :0 :0 :0 :0 :0 :0 :0	노산다 보장기국 정정노노노노노 노노노노	64.3 63.0 65.6 65.7 64.7 65.0 65.4 65.5 65.6 65.7 4.0 4.1 64.3 33.1 4.1 64.6 33.0 4.0 64.6	-REFEND -SYNC -ERR06 -ERR07 -FAULT -FAULT -ERR00 -ERR04 -ERR05 -ERR06 -ERR07 -POSDIR -NEGDIR -REFEND -ENDNEG -NEGDIR -AUXF01 -ENDPOS -POSDIR -AUXF01	SYNCHRONIZATION MONITORING GENERATE GROUP ERROR FLAG ERROR FLAGS WHICH RESULT IN DRIVE SHUTDOWN
0064 0065 0066 0067 0068 0069 006A 006B 006C 006D 006E 006F 0070 0071 0072 0073 0074 0075 0076 0077 0078 0077 0078 0079 007A 007B 007C 007D 007E 007F	: :A :S :0 :0 :0 :0 :0 :0 :0 :0 :0 :0	ный абланы абланыны аларыны ал	64.3 63.0 65.6 65.7 64.7 65.0 65.4 65.5 65.6 65.7 4.0 4.1 64.3 33.1 4.1 64.6 33.0 4.0 64.6 33.0	-REFEND -SYNC -ERR06 -ERR07 -FAULT -FAULT -ERR00 -ERR04 -ERR05 -ERR06 -ERR07 -POSDIR -NEGDIR -NEGDIR -REFEND -ENDNEG -NEGDIR -AUXF01 -ENDPOS	SYNCHRONIZATION MONITORING GENERATE GROUP ERROR FLAG ERROR FLAGS WHICH RESULT IN DRIVE SHUTDOWN

0082	:				
0083	۶A	I		-GRUP	LIMIT SWITCH MONITORING
0084	R	Q	5.1	-CLOSGR	GRIPPER
0085	:	_		~~~ ~ ~ ~ ~ ~ ~	
0086	:A			-GRDOWN	
0087	:R	Q		-OPENGR	
0088	:s	Q	5.1	-CLOSGR	
0089	:	_	<i>с</i> 1 <i>с</i>	2.001	
A800	: A			-AUXF01	SECONDS CLOCK PULSE FOR
008B	: AN		5	-STOPCLK	ACOUSTIC LIMIT SW. SIGNAL
008C	۲Ľ		050.0		
008E	SD	Т	4	-STRTCLK	
008F	٠A	-	4	-STRTCLK	
0090	SD	Т	5	-STOPCLK	
0091	:				
0092	:A	Т	4	-STRTCLK	LIMIT SWITCH
0093				-FAULT	OTHER FAULT
	:=	Q	4.2	-HOOTER	OUTPUT ACOUSTIC SIGNAL
0095	:				
0096	BE				
F 64.3	= REF	רואישי			REFERENCE POINT APPROACH TERMINATED
	= SYN				STATUS BIT
	= ERR				ACT.VAL. NO LONGER SYNCHRONIZED
	= ERR				REF.POINT APPR. TERM. WITHOUT SYNC.
	= ERR				PAFE GROUP FLAG (-> FY200)
	= FAU				GROUP FAULT FLAG (-> FLAG BYTE 65)
	= ERR				PERM. POSITIONING TIME EXCEEDED
	= ERR				INTERRUPT BITS DRB, NPU, OVF
	= POS				OUTPUT FOR DIRECTION CONTROL
~	= NEG				OUTPUT FOR DIRECTION CONTROL
~	= END				LIMIT SWITCH FOR NEG. DIRECTION
	= AUX	-			AUXILIARY/SCRATCH FLAG
	= END				LIMIT SWITCH FOR POS. DIRECTION
	= GRU				GRIPPER IN HOME POSITION (UP)
	= CLC				CLOSE GRIPPER OUTPUT
~	= GRL				GRIPPER IN PICKUP/EJECT POS. (DOWN)
	= OPE				OPEN GRIPPER OUTPUT
~	= STC		ζ		CLOCK PULSE FOR ACOUSTIC LIM.SW.SIGNAL
т 4	= STR				CLOCK PULSE FOR ACOUSTIC LIM.SW.SIGNAL
	= HOC				ACOUSTIC FAULT SIGNAL
× ···					

FB 31

#

#

0005

0006

0007

8000

0009

A000

0010

0012 0013

0014

0015

0017

0018 0019

001B

001C

001D

0025

0029

002A

002E 002F

0030

0031

0032

0033

0035

0036

0037

0038 0039

003A

003B

003C

003D

003E

0040

0041

:T FY 62

-CNTL

NETWORK 1 0000 ***** # REFERENCE POINT APPROACH # ***** NAME :REFFAHRT :C DB 128 -DBCH1 : A F 64.2 -REFACTIV :JC =VOR1 : _____ :JU FB 168 RESET OUTPUTS 000B NAME :STEU.POS 000C DBNR : KF +0 KY 20,1 000D FKT : 000E PAFE : FY 200 -PAFE :L FY 200 000F -PAFE :L KH 0000 :><F S F 65.7 -ERR07 : :A F 0.1 -RLO1 :S F 64.2 0016 -REFACTIV :R Q 4.0 -POSDIR :S Q 4.1 -NEGDIR :Г KH 0011 STATUS BITS FREI & HASY :T DL 36 :T FY 62 -CNTL :JU FB 168 001E NAME :STEU.POS 001F DBNR : KF +0 0020 FKT : KY 20.0 TRANSFER CONTROL BITS 0021 PAFE : FY 200 -PAFE 0022 :L FY 200 0023 :L KH 0000 -PAFE :><F 0025 :><F 0026 :S F 65.7 -ERR07 0027 VOR1 : 0028 :AN I 33.1 -ENDNEG := Q 6.0 -INSIGNAL :R Q 4.1 -NEGDIR GENERATE PRELIM.CONTACT :L KT 020.1 002B 2 SEC DELAY :SS T 2 -STOPTIMER :A T 2 -STOPTIMER :S Q 4.1 -POSDIR 002D LATCHING ON DELAY TIMER -----: : :A Q 4.0 -POSDIR :L KT 040.1 ON DELAY 4 SEC :SD T 3 -REFTIMER : :AN T 3 -REFTIMER :JC =ENDE : :A F 0.0 -RLO0 RESET TIMER SD T 3 -REFTIMER SD T 2 -STOPTIMER : :L KH 0001 RESET HASY CONTROL BIT :T DL 36

```
0042
       :JU FB 168
0043 NAME :STEU.POS
0044 DBNR : KF +0
0045 FKT :
            KY 20,0
                                        TRANSFER CONTROL BITS
0046 PAFE : FY 200
                     -PAFE
0047 :L FY 200
                     -PAFE
       :L KH 0000
0048
004A
        :><F
        S F 65.7 -ERR07
004B
004C
        :
                                         _____
004D
       :L KH 0000
                                         RESET FREI CONTROL BIT
        :T DL 36
:T FY 62
004F
0050
                      -CNTL
0050 :T FY 62
0051 :JU FB 168
0052 NAME :STEU.POS
0053 DBNR : KF +0
          KY 20,0
0054 FKT :
                                         TRANSFER CONTROL BITS
0055 PAFE :
            FY 200
                      -PAFE
0056 :L FY 200
                     -PAFE
       :L KH 0000
0057
       :><F
0059
005A
        SF 65.7 -ERR07
005B
        :
                                         _____
     :JU FB 168
005C
005D NAME :STEU.POS
005E DBNR : KF +0
005F FKT :
            KY 1,0
                                         READ ACTUAL VALUE + STATUS
0060 PAFE : FY 200
                     -PAFE
0061 :L FY 200
                     -PAFE
0062
       :L KH 0000
        :><F
0064
0065
        SF 65.7 -ERR07
0066
        :
0067
       :L DR 29
0068
        :T FY 63
                     -STATMELD
0069
        :
                                          006A
        :ON F 63.0 -SYNC
                                         STATUS CORRECT FOLLOWING
        :ON F 63.2 -BEE1
                                        REFERENCE POINT APPROACH ?
006B
       :ON F 63.3 -BEE2
0060
       :ON F 63.4 -BEE3
:S F 65.0 -ERR00
006D
006E
006F
        :
                                         ------
        :A F 0.1 -VKE1
0070
                                         TERMINATE REF. POINT APPROACH
0071
       S F 64.3 -REFEND
0072
0073
0074
        R F 64.2 -REFACTIV
        ∶R Q
∶R Q
               4.0 -POSDIR
4.1 -NEGDIR
0075 ENDE :BE
F 64.2 = REFACTIV
                               REF. POINT APPROACH IN PROGRESS
FY 200 = PAFE
                                SEE MANUAL SECTION 6.4
F
  65.7 = ERR07
                                PAFE GROUP FLAG (-> FY200)
F
   0.1 = RLO1
                                FLAG FOR "1" SIGNAL
   4.0 = POSDIR
                               OUTPUT FOR DIRECTION CONTROL
0
   4.1 = \text{NEGDIR}
                               OUTPUT FOR DIRECTION CONTROL
0
                               CONTROL BITS (DL36)
FY 62 = CNTL
  33.1 = ENDNEG
Ι
                                LIMIT SW. FOR NEG. DIRECTION
   6.0 = INSIGNAL
                               PRELIM.CONT. F.CH.1 (INVERSE 133.1)
0
   2 = STOPTIMER
                               TIMER FOR MOTOR DECELERATION
т
Т
  3 = REFTIMER
                               DELAY F. ZERO MARK AFTER PREL.CONT.
   0.0 = RL00
                                FLAG FOR "0" SIGNAL
F
FY 63 = STATBITS
                                STATUS BITS (DR29)
   63.0 = SYNC
                                STATUS BIT
F
  63.2/63.3/63.4 = BEE1/BEE2/BEE3 STATUS BIT
F
F 65.0 = ERR00
                               REF. POINT APPR. TERM. WITHOUT SYNC
  64.3 = \text{REFEND}
                                REF. POINT APPROACH TERMINATED
F
DB 128 = DBCH1
                                DATA BLOCK CHANNEL 1
```

FB 32

NETWORK 1 0000

NAME :AUSWAHL

0005 0006	: A	F =VO		-RESP01	
0007	:A	F	61.1	-RESP02	
0008	:JC	=VO	R1		
0009	BEU				
000A VOR1	:s	F	61.0	-RESP01	
000B	:R	F	61.1	-RESP02	
000C	:L	FY	67	-EJECTPOS	
000D	÷т	FY	60	-NPOS	
000E	۲	DL	12	-DL12	LAST EJECT POSITION
000F	:>=F				
0010	:R	F	64.5	-MACHCYC	
0011	BEU				
0012 VOR2	:R	F	61.0	-RESP01	
0013	:s	F	61.1	-RESP02	
0014	۲	DL	11	-MACHPOS	PICKUP POINT
0015	÷т	FΥ	60	-NPOS	
0016	۲Ľ	FΥ	67	-EJECTPOS	
0017	ιI		1		
0018	÷т	FΥ	67	-EJECTPOS	
0019	BE				
F (1)	550	D 01			OPEN GRIPPER
F 61.0 F 61.1					CLOSE GRIPPER
	- RES - EJE		c		NEXT EJECT POS. TO BE APPROACHED
	= EUE = NPO		5		NO. OF NEXT POS. TO BE APPROACHED
	= NPO = DL1				LAST EJECT POSITION
	= DLI = MAC	-			MACHINING CYCLE IN PROGRESS
	= MAC				POS. NO. FOR PICKUP POINT
	- MAC	пгОЗ			POS. NO. FOR FICKUP POINT

FB 33 NETWORK 1 0000 ***** # # TRANSFER POSITION NUMBERS TO IP, POSITIONING # # ****** NAME : POS/ANW 0005 С: DB 128 -DBCH1 OPEN IP DATA BLOCK :A F 64.0 -POSACTIV 0006 0007 :0 0008 :L FY 60 -NPOS 0009 :L FY 66 -FBPOS A000 :!=F :JC =NTW2 000B _____ 000C :A F 0.1 -RLO1 000D :L KT 300.1 MONITORING TIME = 30 SEC SD T 1 -POSTIMER S F 64.0 -POSACTIV 000F -POSTIMER 0010 PROGRAM STATUS 0011 R F 64.1 -POSREADY 0012 :R F 65.1 -ERR01 R F 0013 65.2 -ERR02 0014 :R F 65.3 -ERR03 R F 65.4 -ERR04 0015 R F 64.7 -FAULT 0016 _____ 0017 : :L KH 0001 0018 SET CONTROL BIT "FREI" 001A :т DL 36 :T FY 62 001B -CNTL 001C : INDIRECT INITIALIZATION 001D :L KY 21,0 001F :L FY 60 -NPOS OF FUNCTION "WRITE 0020 :OW CONTROL BITS AND POS.NO." :T DW 19 0021 :JU FB 168 0022 0023 NAME :STEU.POS 0024 DBNR : KF +0 0025 FKT : КҮ 0,0 INDIRECT INITIALIZATION 0026 PAFE : FY 200 -PAFE OVER DATA WORD 19 0027 :L FY 200 -PAFE :L KH 0000 0028 002A :><F SF 65.7 -ERR07 002B 002C : 002D :JU FB 168 002E NAME :STEU.POS 002F DBNR : KF +0 0030 FKT : KY 1,0 READ ACT.VAL.+STATUS AREA 0031 PAFE : FY 200 -PAFE 0032 :L FY 200 -PAFE 0033 :L KH 0000 0035 :><F S F 65.7 -ERR07 0036 ------0037 : 0038 :L DR 28 TRANSFER STATUS INFO 0039 :T FY 66 -FBPOS TO FLAGS 003A ۰L DR 29 003B :T FY 63 -STATBITS 003C : _____ :A F 63.3 -BEE2 SELECT DIRECTION, THUS 003D 63.1 -RICH 4.0 -POSDIR 003E :AN F ENABLING DRIVE := Q 003F :JC =NTW2

0040

	:				
			63.3		
	÷А		63.1		
	:=			-NEGPOS	
		=NT	rw2		
0046	:				
	:A		0.0		
0048		Т		-POSTIMER	STOP TIMER
	:SD			-STOPTIMER	
	:=	F'	64.0	-POSACTIV	PROGRAM STATUS
004B	:	_	62.4	5553	
	:A			-BEE3	WHEN ACT.VAL. BETWEEN
004D				-FAULT	CUT-OFF & TARGET RANGE
004E		F		-ERR01	
004F	:JC	=N'1	LW2		
0050	:	-	C A 1	DOGDENDY	
	: AN			-POSREADY	MESSAGE
0052 0053	:s	F	04.l	-POSREADY	
0053	:	F	61 0		
	: A • A NT			-RESP01 -RESP02	INITIATE REACTION
	·AN :S			-OPENGR	
0056 0057	• 5 • A	Q F		-RESP02	
				-RESP02	
	:S			-CLOSGR	
	:	Q	5.1	CHOBGIC	
005B NTW2					
		ਸ	64 1	-POSREADY	PROGRAM STATUS
005D		F			
				-POSDIR	RESET OUTPUTS
	:R			-NEGDIR	
	:***			in DOD III	
0000					
0000	•				
F 64.0			IV		POSITIONING IN PROGRESS
	= POS	ACTI	IV		POSITIONING IN PROGRESS NO. OF NEXT POS. TO BE APPROACHED
F 64.0	= POS = NPO	ACTI S	ſV		
F 64.0 FY 60	= POS = NPO = FBP	ACTI S OS	IV		NO. OF NEXT POS. TO BE APPROACHED
F 64.0 FY 60 FY 66	= POS = NPO = FBP = RLO	ACTI S OS 1			NO. OF NEXT POS. TO BE APPROACHED FEEDBACK POS. NO. (DR28)
F 64.0 FY 60 FY 66 F 0.1	= POS = NPO = FBP = RLO = POS	ACTI S OS 1 TIME	ER		NO. OF NEXT POS. TO BE APPROACHED FEEDBACK POS. NO. (DR28) FLAG FOR "1" SIGNAL
F 64.0 FY 60 FY 66 F 0.1 T 1	= POS = NPO = FBP = RLO = POS = POS	ACTI S OS 1 TIME REAL	ER		NO. OF NEXT POS. TO BE APPROACHED FEEDBACK POS. NO. (DR28) FLAG FOR "1" SIGNAL WATCHDOG TIMER F. POSITIONING
F 64.0 FY 60 FY 66 F 0.1 T 1 F 64.1	= POS = NPO = FBP = RLO = POS = POS = ERR	ACTI S OS 1 TIME REAI 01	ER		NO. OF NEXT POS. TO BE APPROACHED FEEDBACK POS. NO. (DR28) FLAG FOR "1" SIGNAL WATCHDOG TIMER F. POSITIONING POS. REACHED, RESPONSES INITIATED
F 64.0 FY 60 FY 66 F 0.1 T 1 F 64.1 F 65.1	= POS = NPO = FBP = RLO = POS = POS = ERR = ERR	ACTI S OS 1 TIME READ 01 02	ER		NO. OF NEXT POS. TO BE APPROACHED FEEDBACK POS. NO. (DR28) FLAG FOR "1" SIGNAL WATCHDOG TIMER F. POSITIONING POS. REACHED, RESPONSES INITIATED DIST.ACT.POS. TO SETP.POS.TOO SMALL
F 64.0 FY 60 FY 66 F 0.1 T 1 F 64.1 F 65.1 F 65.2	= POS = NPO = FBP = RLO = POS = POS = ERR = ERR = ERR	ACTI S OS 1 TIME REAL 01 02 03	ER		NO. OF NEXT POS. TO BE APPROACHED FEEDBACK POS. NO. (DR28) FLAG FOR "1" SIGNAL WATCHDOG TIMER F. POSITIONING POS. REACHED, RESPONSES INITIATED DIST.ACT.POS. TO SETP.POS.TOO SMALL TARGET RANGE NOT REACHED
F 64.0 FY 60 FY 66 F 0.1 T 1 F 64.1 F 65.1 F 65.2 F 65.3	= POS = NPO = FBP = RLO = POS = POS = ERR = ERR = ERR = ERR	ACTI S OS 1 TIME READ 01 02 03 04	ER		NO. OF NEXT POS. TO BE APPROACHED FEEDBACK POS. NO. (DR28) FLAG FOR "1" SIGNAL WATCHDOG TIMER F. POSITIONING POS. REACHED, RESPONSES INITIATED DIST.ACT.POS. TO SETP.POS.TOO SMALL TARGET RANGE NOT REACHED TARGET RANGE EXITED (ZBV)
F 64.0 FY 60 FY 66 F 0.1 T 1 F 64.1 F 65.1 F 65.2 F 65.3 F 65.4 F 64.7	= POS = NPO = FBP = RLO = POS = POS = ERR = ERR = ERR = ERR	ACTI S OS 1 TIME REAL 01 02 03 04 LT	ER		NO. OF NEXT POS. TO BE APPROACHED FEEDBACK POS. NO. (DR28) FLAG FOR "1" SIGNAL WATCHDOG TIMER F. POSITIONING POS. REACHED, RESPONSES INITIATED DIST.ACT.POS. TO SETP.POS.TOO SMALL TARGET RANGE NOT REACHED TARGET RANGE EXITED (ZBV) PERM. TIME F. POSITIONING EXCEEDED
F 64.0 FY 60 FY 66 F 0.1 T 1 F 64.1 F 65.1 F 65.2 F 65.3 F 65.4 F 64.7	= POS = NPO = FBP = RLO = POS = POS = ERR = ERR = ERR = FAU = CNT	ACTI S OS 1 TIME REAL 01 02 03 03 04 LT L	ER		NO. OF NEXT POS. TO BE APPROACHED FEEDBACK POS. NO. (DR28) FLAG FOR "1" SIGNAL WATCHDOG TIMER F. POSITIONING POS. REACHED, RESPONSES INITIATED DIST.ACT.POS. TO SETP.POS.TOO SMALL TARGET RANGE NOT REACHED TARGET RANGE EXITED (ZBV) PERM. TIME F. POSITIONING EXCEEDED GROUP FAULT (-> FLAG BYTE 65)
F 64.0 FY 60 FY 66 F 0.1 T 1 F 64.1 F 65.1 F 65.2 F 65.3 F 65.4 F 64.7 FY 62	= POS = NPO = FBP = RLO = POS = ERR = ERR = ERR = ERR = FAU = CNT = PAF	ACTI S OS 1 TIME READ 01 02 03 04 LT L E	ER		NO. OF NEXT POS. TO BE APPROACHED FEEDBACK POS. NO. (DR28) FLAG FOR "1" SIGNAL WATCHDOG TIMER F. POSITIONING POS. REACHED, RESPONSES INITIATED DIST.ACT.POS. TO SETP.POS.TOO SMALL TARGET RANGE NOT REACHED TARGET RANGE EXITED (ZBV) PERM. TIME F. POSITIONING EXCEEDED GROUP FAULT (-> FLAG BYTE 65) CONTROL BITS (DL36) SEE MANUAL SECTION 6.4 PAFE GROUP ERR.FLAG (-> FY200)
F 64.0 FY 60 FY 66 F 0.1 T 1 F 64.1 F 65.1 F 65.2 F 65.3 F 65.4 F 64.7 FY 62 FY 200 F 65.7 FY 63	= POS = NPO = FBP = RLO = POS = ERR = ERR = ERR = FAU = CNT = PAF = ERR = STA	ACTI S OS 1 TIME REAL 01 02 03 04 LT L E 07 TBIT	ER DY		NO. OF NEXT POS. TO BE APPROACHED FEEDBACK POS. NO. (DR28) FLAG FOR "1" SIGNAL WATCHDOG TIMER F. POSITIONING POS. REACHED, RESPONSES INITIATED DIST.ACT.POS. TO SETP.POS.TOO SMALL TARGET RANGE NOT REACHED TARGET RANGE EXITED (ZBV) PERM. TIME F. POSITIONING EXCEEDED GROUP FAULT (-> FLAG BYTE 65) CONTROL BITS (DL36) SEE MANUAL SECTION 6.4
F 64.0 FY 60 FY 66 F 0.1 T 1 F 64.1 F 65.1 F 65.2 F 65.3 F 65.4 F 64.7 FY 62 FY 200 F 65.7 FY 63 F 63.3	= POS = NPO = FBP = RLO = POS = ERR = ERR = ERR = FAU = CNT = PAF = ERR = STA = BEE	ACTI S OS 1 TIME REAI 01 02 03 04 LT L E 07 TBIT 2	ER DY		NO. OF NEXT POS. TO BE APPROACHED FEEDBACK POS. NO. (DR28) FLAG FOR "1" SIGNAL WATCHDOG TIMER F. POSITIONING POS. REACHED, RESPONSES INITIATED DIST.ACT.POS. TO SETP.POS.TOO SMALL TARGET RANGE NOT REACHED TARGET RANGE EXITED (ZBV) PERM. TIME F. POSITIONING EXCEEDED GROUP FAULT (-> FLAG BYTE 65) CONTROL BITS (DL36) SEE MANUAL SECTION 6.4 PAFE GROUP ERR.FLAG (-> FY200) STATUS BITS (DR29) STATUS BIT
F 64.0 FY 60 FY 66 F 0.1 T 1 F 64.1 F 65.1 F 65.2 F 65.3 F 65.4 F 64.7 FY 62 FY 200 F 65.7 FY 63 F 63.3 F 63.1	= POS = NPO = FBP = RLO = POS = ERR = ERR = ERR = FAU = CNT = PAF = ERR = STA = BEE = RIC	ACTI S OS 1 TIME REAL 01 02 03 04 LT L E 07 TBII 2 H	ER DY		NO. OF NEXT POS. TO BE APPROACHED FEEDBACK POS. NO. (DR28) FLAG FOR "1" SIGNAL WATCHDOG TIMER F. POSITIONING POS. REACHED, RESPONSES INITIATED DIST.ACT.POS. TO SETP.POS.TOO SMALL TARGET RANGE NOT REACHED TARGET RANGE EXITED (ZBV) PERM. TIME F. POSITIONING EXCEEDED GROUP FAULT (-> FLAG BYTE 65) CONTROL BITS (DL36) SEE MANUAL SECTION 6.4 PAFE GROUP ERR.FLAG (-> FY200) STATUS BITS (DR29) STATUS BIT STATUS BIT
F 64.0 FY 60 FY 66 F 0.1 T 1 F 64.1 F 65.1 F 65.2 F 65.3 F 65.4 F 65.4 F 64.7 FY 62 FY 200 F 65.7 FY 63 F 63.3 F 63.1 Q 4.0	= POS = NPO = FBP = RLO = POS = ERR = ERR = ERR = FAU = CNT = PAF = ERR = STA = BEE = RIC = POS	ACTI S OS 1 TIME REAI 01 02 03 04 LT L E 07 TBIT 2 H DIR	ER DY		NO. OF NEXT POS. TO BE APPROACHED FEEDBACK POS. NO. (DR28) FLAG FOR "1" SIGNAL WATCHDOG TIMER F. POSITIONING POS. REACHED, RESPONSES INITIATED DIST.ACT.POS. TO SETP.POS.TOO SMALL TARGET RANGE NOT REACHED TARGET RANGE EXITED (ZBV) PERM. TIME F. POSITIONING EXCEEDED GROUP FAULT (-> FLAG BYTE 65) CONTROL BITS (DL36) SEE MANUAL SECTION 6.4 PAFE GROUP ERR.FLAG (-> FY200) STATUS BITS (DR29) STATUS BIT STATUS BIT OUTPUT FOR DIRECTION CONTROL
F 64.0 FY 60 FY 66 F 0.1 T 1 F 64.1 F 65.1 F 65.2 F 65.3 F 65.4 F 64.7 FY 62 FY 200 F 65.7 FY 63 F 63.3 F 63.1 Q 4.0 Q 4.1	= POS = NPO = FBP = RLO = POS = ERR = ERR = ERR = FAU = CNT = PAF = ERR = STA = BEE = RIC = POS = NEG	ACTI S OS 1 TIME REAI 01 02 03 04 LT L E 07 TBIT 2 H DIR DIR	ER DY		NO. OF NEXT POS. TO BE APPROACHED FEEDBACK POS. NO. (DR28) FLAG FOR "1" SIGNAL WATCHDOG TIMER F. POSITIONING POS. REACHED, RESPONSES INITIATED DIST.ACT.POS. TO SETP.POS.TOO SMALL TARGET RANGE NOT REACHED TARGET RANGE EXITED (ZBV) PERM. TIME F. POSITIONING EXCEEDED GROUP FAULT (-> FLAG BYTE 65) CONTROL BITS (DL36) SEE MANUAL SECTION 6.4 PAFE GROUP ERR.FLAG (-> FY200) STATUS BITS (DR29) STATUS BIT STATUS BIT OUTPUT FOR DIRECTION CONTROL
F 64.0 FY 60 FY 66 F 0.1 T 1 F 64.1 F 65.1 F 65.2 F 65.3 F 65.4 F 64.7 FY 62 FY 200 F 65.7 FY 63 F 63.3 F 63.3 F 63.1 Q 4.0 Q 4.1 F 0.0	= POS = NPO = FBP = RLO = POS = ERR = ERR = ERR = FAU = CNT = PAF = ERR = STA = BEE = RIC = POS = NEG = RLO	ACTI S OS 1 TIME REAL 01 02 03 04 LT L E 07 TBIT 2 H DIR DIR 0	er dy TS		NO. OF NEXT POS. TO BE APPROACHED FEEDBACK POS. NO. (DR28) FLAG FOR "1" SIGNAL WATCHDOG TIMER F. POSITIONING POS. REACHED, RESPONSES INITIATED DIST.ACT.POS. TO SETP.POS.TOO SMALL TARGET RANGE NOT REACHED TARGET RANGE EXITED (ZBV) PERM. TIME F. POSITIONING EXCEEDED GROUP FAULT (-> FLAG BYTE 65) CONTROL BITS (DL36) SEE MANUAL SECTION 6.4 PAFE GROUP ERR.FLAG (-> FY200) STATUS BITS (DR29) STATUS BIT STATUS BIT OUTPUT FOR DIRECTION CONTROL OUTPUT FOR DIRECTION CONTROL FLAG FOR "0" SIGNAL
F 64.0 FY 60 FY 66 F 0.1 T 1 F 64.1 F 65.1 F 65.2 F 65.3 F 65.4 F 64.7 FY 62 FY 200 F 65.7 FY 63 F 63.3 F 63.3 F 63.1 Q 4.0 Q 4.1 F 0.0 T 2	= POS = NPO = FBP = RLO = POS = ERR = ERR = ERR = FAU = CNT = PAF = ERR = STA = BEE = RIC = POS = NEG = RLO = STO	ACTI S OS 1 TIME REAL 01 02 03 04 LT L E 07 TBIT 2 H DIR DIR 0 PTIM	er dy TS		NO. OF NEXT POS. TO BE APPROACHED FEEDBACK POS. NO. (DR28) FLAG FOR "1" SIGNAL WATCHDOG TIMER F. POSITIONING POS. REACHED, RESPONSES INITIATED DIST.ACT.POS. TO SETP.POS.TOO SMALL TARGET RANGE NOT REACHED TARGET RANGE EXITED (ZBV) PERM. TIME F. POSITIONING EXCEEDED GROUP FAULT (-> FLAG BYTE 65) CONTROL BITS (DL36) SEE MANUAL SECTION 6.4 PAFE GROUP ERR.FLAG (-> FY200) STATUS BITS (DR29) STATUS BIT STATUS BIT OUTPUT FOR DIRECTION CONTROL OUTPUT FOR DIRECTION CONTROL FLAG FOR "0" SIGNAL TIMER FOR MOTOR DECELERATION
F 64.0 FY 60 FY 66 F 0.1 T 1 F 64.1 F 65.1 F 65.2 F 65.3 F 65.4 F 64.7 FY 62 FY 200 F 65.7 FY 63 F 63.3 F 63.1 Q 4.0 Q 4.1 F 0.0 T 2 F 63.4	= POS = NPO = FBP = RLO = POS = ERR = ERR = ERR = FAU = CNT = PAF = ERR = STA = BEE = RIC = POS = NEG = STO = STO = BEE	ACTI S OS 1 TIME REAL 01 02 03 04 LT L E 07 TBIT 2 H DIR DIR 0 PTIM 3	er dy TS		NO. OF NEXT POS. TO BE APPROACHED FEEDBACK POS. NO. (DR28) FLAG FOR "1" SIGNAL WATCHDOG TIMER F. POSITIONING POS. REACHED, RESPONSES INITIATED DIST.ACT.POS. TO SETP.POS.TOO SMALL TARGET RANGE NOT REACHED TARGET RANGE EXITED (ZBV) PERM. TIME F. POSITIONING EXCEEDED GROUP FAULT (-> FLAG BYTE 65) CONTROL BITS (DL36) SEE MANUAL SECTION 6.4 PAFE GROUP ERR.FLAG (-> FY200) STATUS BITS (DR29) STATUS BIT OUTPUT FOR DIRECTION CONTROL OUTPUT FOR DIRECTION CONTROL FLAG FOR "0" SIGNAL TIMER FOR MOTOR DECELERATION STATUS BIT
F 64.0 FY 60 FY 66 F 0.1 T 1 F 64.1 F 65.1 F 65.2 F 65.3 F 65.4 F 64.7 FY 62 FY 200 F 65.7 FY 63 F 63.3 F 63.1 Q 4.0 Q 4.1 F 0.0 T 2 F 63.4 F 0.1	= POS = NPO = FBP = RLO = POS = ERR = ERR = ERR = FAU = CNT = PAF = ERR = BEE = RIC = POS = NEG = RLO = STO = BEE = RES	ACTI S OS 1 TIME REAL 01 02 03 04 LT L E 07 TBIT 2 H DIR DIR 0 PTIM 3 P01	er dy TS		NO. OF NEXT POS. TO BE APPROACHED FEEDBACK POS. NO. (DR28) FLAG FOR "1" SIGNAL WATCHDOG TIMER F. POSITIONING POS. REACHED, RESPONSES INITIATED DIST.ACT.POS. TO SETP.POS.TOO SMALL TARGET RANGE NOT REACHED TARGET RANGE EXITED (ZBV) PERM. TIME F. POSITIONING EXCEEDED GROUP FAULT (-> FLAG BYTE 65) CONTROL BITS (DL36) SEE MANUAL SECTION 6.4 PAFE GROUP ERR.FLAG (-> FY200) STATUS BITS (DR29) STATUS BIT OUTPUT FOR DIRECTION CONTROL OUTPUT FOR DIRECTION CONTROL FLAG FOR "0" SIGNAL TIMER FOR MOTOR DECELERATION STATUS BIT OPEN GRIPPER
F 64.0 FY 60 FY 66 F 0.1 T 1 F 64.1 F 65.1 F 65.2 F 65.3 F 65.4 F 64.7 FY 62 FY 200 F 65.7 FY 63 F 63.3 F 63.3 F 63.1 Q 4.0 Q 4.1 F 0.0 T 2 F 63.4 F 61.0 F 61.1	= POS = NPO = FBP = RLO = POS = ERR = ERR = ERR = FAU = CNT = PAF = ERR = STA = BEE = RIC = POS = NEG = RES = RES	ACTI S OS 1 TIME REAL 01 02 03 04 LT L E 07 TBI1 2 H DIR DIR 0 PTIN 3 P01 P02	er dy TS		NO. OF NEXT POS. TO BE APPROACHED FEEDBACK POS. NO. (DR28) FLAG FOR "1" SIGNAL WATCHDOG TIMER F. POSITIONING POS. REACHED, RESPONSES INITIATED DIST.ACT.POS. TO SETP.POS.TOO SMALL TARGET RANGE NOT REACHED TARGET RANGE EXITED (ZBV) PERM. TIME F. POSITIONING EXCEEDED GROUP FAULT (-> FLAG BYTE 65) CONTROL BITS (DL36) SEE MANUAL SECTION 6.4 PAFE GROUP ERR.FLAG (-> FY200) STATUS BITS (DR29) STATUS BIT OUTPUT FOR DIRECTION CONTROL OUTPUT FOR DIRECTION CONTROL FLAG FOR "0" SIGNAL TIMER FOR MOTOR DECELERATION STATUS BIT OPEN GRIPPER CLOSE GRIPPER
F 64.0 FY 60 FY 66 F 0.1 T 1 F 64.1 F 65.1 F 65.2 F 65.3 F 65.4 F 64.7 FY 62 FY 200 F 65.7 FY 63 F 63.3 F 63.3 F 63.1 Q 4.0 Q 4.1 F 0.0 T 2 F 63.4 F 61.0 F 61.1 Q 5.0	= POS = NPO = FBP = RLO = POS = ERR = ERR = ERR = FAU = CNT = PAF = ERR = STA = BEE = RIC = POS = NEG = RES = RES = RES = OPE	ACTI S OS 1 TIME REAL 01 02 03 04 LT L E 07 TBIT 2 H DIR DIR 0 PTIM 3 P01 P02 NGR	er dy TS		NO. OF NEXT POS. TO BE APPROACHED FEEDBACK POS. NO. (DR28) FLAG FOR "1" SIGNAL WATCHDOG TIMER F. POSITIONING POS. REACHED, RESPONSES INITIATED DIST.ACT.POS. TO SETP.POS.TOO SMALL TARGET RANGE NOT REACHED TARGET RANGE EXITED (ZBV) PERM. TIME F. POSITIONING EXCEEDED GROUP FAULT (-> FLAG BYTE 65) CONTROL BITS (DL36) SEE MANUAL SECTION 6.4 PAFE GROUP ERR.FLAG (-> FY200) STATUS BITS (DR29) STATUS BIT OUTPUT FOR DIRECTION CONTROL OUTPUT FOR DIRECTION CONTROL FLAG FOR "0" SIGNAL TIMER FOR MOTOR DECELERATION STATUS BIT OPEN GRIPPER CLOSE GRIPPER OPEN GRIPPER OUTPUT
F 64.0 FY 60 FY 66 F 0.1 T 1 F 64.1 F 65.1 F 65.2 F 65.3 F 65.4 F 64.7 FY 62 FY 200 F 65.7 FY 63 F 63.3 F 63.3 F 63.1 Q 4.0 Q 4.1 F 0.0 T 2 F 63.4 F 61.0 F 61.1 Q 5.0	= POS = NPO = FBP = RLO = POS = ERR = ERR = ERR = FAU = CNT = PAF = ERR = STA = BEE = RIC = POS = NEG = RES = RES	ACTI S OS 1 TIME REAL 01 02 03 04 LT L E 07 TBIT 2 H DIR DIR 0 PTIM 3 P01 P02 NGR	er dy TS		NO. OF NEXT POS. TO BE APPROACHED FEEDBACK POS. NO. (DR28) FLAG FOR "1" SIGNAL WATCHDOG TIMER F. POSITIONING POS. REACHED, RESPONSES INITIATED DIST.ACT.POS. TO SETP.POS.TOO SMALL TARGET RANGE NOT REACHED TARGET RANGE EXITED (ZBV) PERM. TIME F. POSITIONING EXCEEDED GROUP FAULT (-> FLAG BYTE 65) CONTROL BITS (DL36) SEE MANUAL SECTION 6.4 PAFE GROUP ERR.FLAG (-> FY200) STATUS BITS (DR29) STATUS BIT OUTPUT FOR DIRECTION CONTROL OUTPUT FOR DIRECTION CONTROL FLAG FOR "0" SIGNAL TIMER FOR MOTOR DECELERATION STATUS BIT OPEN GRIPPER CLOSE GRIPPER
F 64.0 FY 60 FY 66 F 0.1 T 1 F 64.1 F 65.1 F 65.2 F 65.3 F 65.4 F 64.7 FY 62 FY 200 F 65.7 FY 63 F 63.3 F 63.3 F 63.1 Q 4.0 Q 4.1 F 0.0 T 2 F 63.4 F 61.0 F 61.1 Q 5.0	= POS = NPO = FBP = RLO = POS = ERR = ERR = ERR = FAU = CNT = PAF = ERR = STA = BEE = RIC = POS = NEG = RES = RES = RES = CLO	ACTI S OS 1 TIME REAL 01 02 03 04 LT L E 07 TBI1 2 H DIR 0 DIR 0 PTIM 3 P01 P02 NGR SGR	er dy TS		NO. OF NEXT POS. TO BE APPROACHED FEEDBACK POS. NO. (DR28) FLAG FOR "1" SIGNAL WATCHDOG TIMER F. POSITIONING POS. REACHED, RESPONSES INITIATED DIST.ACT.POS. TO SETP.POS.TOO SMALL TARGET RANGE NOT REACHED TARGET RANGE EXITED (ZBV) PERM. TIME F. POSITIONING EXCEEDED GROUP FAULT (-> FLAG BYTE 65) CONTROL BITS (DL36) SEE MANUAL SECTION 6.4 PAFE GROUP ERR.FLAG (-> FY200) STATUS BITS (DR29) STATUS BIT OUTPUT FOR DIRECTION CONTROL OUTPUT FOR DIRECTION CONTROL FLAG FOR "0" SIGNAL TIMER FOR MOTOR DECELERATION STATUS BIT OPEN GRIPPER CLOSE GRIPPER OPEN GRIPPER OUTPUT

NETWO	ר אסו		006	1	FDDOD M	ONITORING		
	JKK Z			-				
0061		÷А	Т	1	-POSTIMER		WHEN	TIME EXCEEDED
0062		۶S	F	65.4	-ERR04			
0063		:s	F	64.7	-FAULT			
0064		:						
0065		÷A	Т	2	-STOPTIMER		WHEN	TIMER RAN DOWN
0066		:s	F	65.2	-ERR02		BEF.	INT.BIT BE3 WAS SET
0067		:s	F	64.7	-FAULT			
0068		:						
0069		BE						
Т	1	= POS	STIME	R		WATCHDOG 7	TIMER	FOR POSITIONING
F 6	55.4	= ERF	204			PERM.TIME	FOR	POSITIONING EXCEEDED
F 6	54.7	= FAU	JLT			GROUP FAU	LT FL	AG (-> FLAG BYTE 65)
Т	2	= STC	PTIM	IER		TIMER FOR	MOTO	R DECELERATION
F 6	55.2	= ERF	202			TARGET RAI	NGE N	OT REACHED

FB 34		
NETWORK 1 0000		
######################################	INE FOR X AXIS # #	
NAME :ALARM/K1		
00005 :C DB 100 0006 :L FW 240 0007 :T DW 20 0008 :L FW 242 0009 :T DW 21 000A :L FW 244 000B :T DW 22 000C :L FW 246 000D :T DW 23	-DATA1 SAVE SCRATCH FLAGS REQUIRED ONLY FOR 115U 155U (IN 155U MODE) AN 135U WHEN SET IN DXO F "INTERRUPT SERVICING AFTER EVERY STATEMENT	ID FOR
000E :L FW 248 000F :T DW 24 0010 :L FW 250 0011 :T DW 25 0012 :L FW 252 0013 :T DW 26 0014 :L FW 254 0015 :T DW 27 0016 :		
0017 :L RS 60 0018 :T DW 40 0019 :L RS 61 001A :T DW 41 001B :L RS 62 001C :T DW 42 001D :L RS 63 001E :T DW 43 001F :	SAVE SYSTEM DATA REQUIRED ONLY FOR 155U (IN 155 MODE) AND 135U WHEN SET IN DX0 FOR: "INTERRUPT SERVICING AFTER EVERY STATEMENT	J
DB 100 = DATA1	TRAVERSING DATA / ERROR CODES	
NETWORK 2 0021 0021 : 0022 :JU FB 168 0023 NAME :STEU.POS 0024 DBNR : KF +128 0025 FKT : KY 3,0 0026 PAFE : FY 201 0027 :L FY 201 0028 :L KH 0000 002A :> <f 002B :S F 65.7</f 	-FRR07	
002B .S F 05.7 002C : .S F 05.7 002D :C DB 128 002E :L DW 20 002F :T FW 68 0030 :***	-DBCH1	
F 65.7 = ERR07 FW 68 = INTCH1	PAFE GROUP FLAG (-> FY200) INTERRUPT REQUEST BYTES CHANNEL 1	-
DB 128 = DBCH1	DATA BLOCK CHANNEL 1	

0031 CUT-OFF RANGE REACHED NETWORK 3 0031 :AN F 69.3 -BE2 :JC =NTW3 :A F 0.1 -RLO1 0032 0033 :L KT 100.0 0034 START WATCHDOG TIMER (1 SEC) 0037 NTW3 :*** F 69.3 = BE2 IR BEE2 ENTERED FLAG FOR "1" SIGNAL F 0.1 = RL01T 2 = STOPTIMER TIMER FOR MOTOR DECELERATION NETWORK 4 0038 POSITION REACHED 0038 :AN F 69.4 -BE3 :JC =NTW4 0039 :L KH 0000 :A F 0.0 -RLO0 :SD T 1 -POSTIMER 003A 003C STOP TIMER 003D 003E SD T 2 -STOPTIMER 003F : :A F 61.0 -RESP01 :AN F 61.1 -RESP02 0040 INITIATE RESPONSES 0040 0041 0042 5.0 -OPENGR :s Q 0043 :A F 61.1 -RESP02 :AN F 61.0 -RESP01 :S Q 5.1 -CLOSGR 0044 0045 0046 : 0047 :AN F 64.1 -POSREADY 0048 :S F 64.1 -POSREADY 0049 NTW4 :*** F = 69.4 = BE3IR BEE3 ENTERED F 0.0 = RL00FLAG FOR "0" SIGNAL WATCHDOG TIMER FOR POSITIONING Т 1 = POSTIMER т 2 = STOPTIMER TIMER FOR MOTOR DECELERATION F 61.0 = RESP01 OPEN GRIPPER 61.1 = RESP02CLOSE GRIPPER F 5.0 = OPENGROPEN GRIPPER OUTPUT 0 Q 5.1 = CLOSGRCLOSE GRIPPER OUTPUT 64.1 = POSREADYPOSITION REACHED, RESPONSES INITIATED F NETWORK 5 004A POSITION ERROR 004A :AN F 68.4 -ZBV 004B :JC =NTW5 004C S F 65.3 -ERR03 S F 64.7 -FAULT 004D 004F :R Q 4.1 -NEGDIR 0050 NTW5 :*** F 68.4 = ZBV IR TARGET RANGE (BEE3) EXITED F 65.3 = ERR03 TARGET RANGE EXITED (ZBV)

GROUP FAULT FLAG (-> FLAG BYTE 65)

OUTPUT FOR DIRECTION

OUTPUT FOR DIRECTION

64.7 = FAULT

4.0 = POSDIR

4.1 = NEGDIR

F

Q

0

0052 :A 0053 :A 0054 :J 0055 :S 0056 :S 0057 :R 0058 :R 0059 NTW6 :*	N F 68.0 N F 68.1 N F 68.2 C =NTW6 F 65.5 F 64.7 Q 4.0 Q 4.1	-DRB -ERR05 -FAULT -POSDIR -NEGDIR
$\begin{array}{rrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrr$	PU RB RR05 AULT OSDIR	IR COUNT IN OVERRANGE IR ZERO MARK ERROR IR WIREBREAK/SHORT-CIRCUIT INTERRUPTS DRB, NPU, OVF GROUP FAULT FLAG (-> FLAG BYTE 65) OUTPUT FOR DIRECTION OUTPUT FOR DIRECTION
NETWORK 7	005A	OUTPUTS
005A :L 005B :T 005C :L	QB 4 PY 4 QB 5 PY 5	UPDATE OUTPUTS
NETWORK 8	005F	RELOAD SCRATCH FLAG/SYSTEM DATA
005F :C		-DATA1
0060 :L		RELOAD SCRATCH FLAGS
0061 :T 0062 :L		
0063 :T		
0064 :L	DW 22	
0065 :T		
0066 :L		
0067 :T 0068 :L		
0069 :T		
006A :L	DW 25	
006в :т		
006C :L		
006D :T 006E :L		
006F :T		
0070 :		
0071 :L	DW 40	RELOAD SYSTEM DATA
0072 :т		
0073 :L 0074 :T		SAME LOGIC AS IN NETWORK 1
0074 11 0075 :L		NETWORK I
0076 :T		
0077 :L	DW 43	
0078 :т		
0079 : 007A :B		
DB 100 = D	ATA1	TRAVERSING DATA/ERROR CODES

FB 167

NETWO	DRK 1	0000			
NAME	:STRU.POS				
ID	:BGAD	I/Q/D/B/T/C:	D	KM/KH/KY/KS/KF/KT/KC/KG:	KF
ID	:KANR	I/Q/D/B/T/C:	D	KM/KH/KY/KS/KF/KT/KC/KG:	KF
ID	:DBNR	I/Q/D/B/T/C:	D	KM/KH/KY/KS/KF/KT/KC/KG:	KF
ID	:AFL	I/Q/D/B/T/C:	D	KM/KH/KY/KS/KF/KT/KC/KG:	KF
ID	:IMP	I/Q/D/B/T/C:	D	KM/KH/KY/KS/KF/KT/KC/KG:	KF
ID	:BCD	I/Q/D/B/T/C:	D	KM/KH/KY/KS/KF/KT/KC/KG:	ΚY
ID	:PRA1	I/Q/D/B/T/C:	D	KM/KH/KY/KS/KF/KT/KC/KG:	ΚM
ID	:PRA2	I/Q/D/B/T/C:	D	KM/KH/KY/KS/KF/KT/KC/KG:	ΚM
ID	RUND	I/Q/D/B/T/C:	D	KM/KH/KY/KS/KF/KT/KC/KG:	KF
ID	LOSE	I/Q/D/B/T/C:	D	KM/KH/KY/KS/KF/KT/KC/KG:	KF
ID	:DAV	I/Q/D/B/T/C:	D	KM/KH/KY/KS/KF/KT/KC/KG:	KF
ID	:PAFE	I/Q/D/B/T/C:	Q	BI/BY/W/D: BY	
ID	BER	I/Q/D/B/T/C:	D	KM/KH/KY/KS/KF/KT/KC/KG:	KF
ID	:ABIT	I/Q/D/B/T/C:	D	KM/KH/KY/KS/KF/KT/KC/KG:	KΥ

002F :BE

FB 168

NETWO	DRK 1	0000			
NAME	:STEU.POS				
ID	:DBNR	I/Q/D/B/T/C:	D	KM/KH/KY/KS/KF/KT/KC/KG:	KF
ID	FKT	I/Q/D/B/T/C:	D	KM/KH/KY/KS/KF/KT/KC/KG:	ΚY
ID	:PAFE	I/Q/D/B/T/C:	Q	BI/BY/W/D: BY	

000E :BE

OB 1

NETWORK 1 0000

0002 NAME :X-ACHSE 0003 : 0004 :

0005 :BE

OB 2 NETWORK 1 0000 INTERRUPT SERVICE ROUTINE AXIS 1 # # # ORGANIZATION BLOCK FOR INTERRUPT SERVICING # # # ****** : 0000 0001 : 0001 : 0002 :JU FB 34 0003 NAME :ALARM/K1 0004 : 0005 BE OB 20 NETWORK 1 0000 ***** # # # ORGANIZATION BLOCK FOR MANUAL COLD RESTART # # # ***** FOR THE 115U => O B 2 1 ____ 0000 : 00000 : 0001 :JU FB 20 CONFIGURING THE IP 240 0002 NAME :ANLAUF 0003 : 0004 :BE OB 22 NETWORK 1 0000 # # # ORGANIZATION BLOCK FOR AUTOMATIC COLD/WARM RESTART # # # ******** 0000 : 0001 :J :JU FB 20 CONFIGURING THE IP 240 0002 NAME :ANLAUF 0003 : 0004 BE

- System Overview 1
- Module Description and Accessories 2
- 3 Addressing
- 4 Hardware Installation
- 5 Operation
- 6 **Functional Description**
- 7 Position Decoding
- 8
- Counting IP 252 Expansion 9
- 10 Positioning

Direct Data Interchange with the IP 240 11

11.1 11.1.1 11.1.2	Status and Job Request Register (Offset 15)112Status Register11.2Job Request Register11.4
11.2	Data Transfer from the IP 240 to the S5 CPU
11.3	Data Transfer from the S5 CPU to the IP 240
11.4.1 11.4.2	Contents of the Transfer Buffer.11 - 10Position Decoding Mode.11 - 10Counting Mode.11 - 14Reading Error Messages.11 - 17Sample Programs.11 - 18
11.5.1	Reading Data from the IP 240

- 12 **Response Times**
- Encoder Signals 13

Error Messages 14

Figures	
11-1. Flowchart for "Read data from the IP 240"11-1.11-2. Flowchart for "Write data to the IP 240"11-1.	
Tables	
11-1. Contents of the Status Register 11- 11-2. Contents of the Job Request Register 11- 11-3. Contents of the Transfer Buffer on Reading the Actual Value and 11- Status Area Desites Describes Made 11-	4
Status Area, Positon Decoding Mode	
 11-5. Contents of the Transfer Buffer on Writing Initial and Final Track Values, Position Decoding Mode 11-6. Contents of the Transfer Buffer on Writing a Zero Offset, 	
Position Decoding Mode	
 11-8. Contents of the Transfer Buffer on Reading Actual Value, Final Value and Status Area, Counting Mode	14
Counting Mode	
11-11. Contents of the Transfer Buffer on Writing Control Bits, Counting Mode 11-12. Contents of the Transfer Buffer on Reading Error Messages 11-7	16

For time-critical applications, it may be necessary to exchange data directly with the IP 240 without using the control FBs. This section provides information on

- data interchange with the IP 240.
- the job numbers you must specify so that
 - the IP will provide the data you need,
 - the IP will accept new data.
- the contents of the transfer buffer on the IP 240 in position decoding and counting mode.

The contents of the transfer buffer for positioning mode are discussed in Chapter 10. In IP 252 expansion mode (S5-115U only), the two IPs interchange data autonomously following configuring, making an interchange between the S5 CPU and the IP 240 unnecessary.

A 16-byte address space is provided for data interchange with the IP 240. The absolute addresses of the individual bytes are a composite of the module start address and an offset of between 0 and 15.

Absolute	address=module	start	address+offset	
----------	----------------	-------	----------------	--

The address space is subdivided as follows:

Offset 0 to14	Offset 15
With offsets 0 to 14 you address the individual bytes in the transfer buffer. The S5 CPU can read from and write to this buffer.	

S5 CPU and IP 240 both have bidirectional data interchange capabilities. The following functional sequences must be observed:

Write new, modified data Read current data from to the IP 240 the IP 240
--

To issue a Write request, you must first enter the new data in the transfer buffer, then specify a job number which tells the IP 240 to fetch the data. To issue a Read request, you must specify a job number indicating which data are to be read. The IP 240 then makes this data available in the transfer buffer, and you can read it out from there.

Note

In order to prevent excessive variations in the IP 240's response time, the IP 240 firmware permits only one data interchange per firmware cycle. Once new data has been transferred to the IP 240, no further interchanging of data is permitted in the next firmware cycle. In the following, it has been assumed that the channel has been configured with standard FB 167 for positioning mode, with FB 169 for position decoding mode, or with FB 171 for counting mode.

11.1 Status and Job Request Register (Offset 15)

The IP 240's status register can be read out and its job request register written to under this absolute address (module start address+15).

11.1.1 Status Register

The status register provides information about the status of job order processing on the IP 240 as well as information on channel configuration.

Contents of the status register:

		Bit 5		Bit 3	Bit 2		Bit 0
IP252	IDLE2	IDLE1	ERR	-	DFRT	AERK	AFRT

Each time you address the transfer buffer (offset 0 to 14), you must first read the status register. Evaluate the bits in this register as follows:

1) The IDLE bit:

The IP 240 sets this bit to "0" when the channel was correctly configured. If this bit is set, you must first call the relevant configuring FB.

2) The ERR bit:

The IP 240 sets this bit to "1" when an error has been flagged on the IP 240.

You must read and analyze the error code. The last attempted data interchange must be retried with correct values.

Once the error code has been read, the ERR bit is reset on the IP 240.

3) The AFRT bit:

The IP 240 sets this bit to "1" when the last communication cycle was completed without error (this bit is "1" following configuring with the standard FBs).

If a data interchange is aborted and the DFRT bit is set, communication with the IP 240 must be reset prior to the start of a new Write or Read cycle. To do so, you must enter $40_{\rm H}$ in the IP's job request register.

4) The DFRT bit:

The IP 240 sets this bit to "1",

- when the required data were made available in the transfer buffer during a Read cycle and can be read out by the S5 CPU or
- when the data entered in the transfer buffer by the S5 CPU during a Write cycle was fetched.

Bit	Abbr.	Meaning when bit is "1"
0	AFRT	Job terminated, The job request was serviced without error.
1	AERK	Job request acknowledged, The IP 240 acknowledged recogniton of a job request (can be evaluated following RESET only).
2	DFRT	Data ready, The data requested was entered in or fetched from the transfer buffer.
4	ERR	ERR or, An error has been flagged on the IP 240 and must be read out and analyzed.
5	IDLE1	IDLE state, Channel 1 not configured.
6	IDLE2	IDLE state, Channel 2 not configured.
7	IP252	IP 252 expansion, Both channels configured for IP 252 expansion mode.

Table 11-1.	Contents of the Status Register
-------------	---------------------------------

Note

In Sections 11.2 and 11.3 you will find detailed information on interchanging data with the IP 240. Failure to observe the rules and conventions presented in these sections (e.g. no wait for the relevant bit in the status register) may result in errors both in the data transfer currently in progress as well as in the next exchange of data with the IP.

11.1.2 Job Request Register

The S5 CPU enters the job number in the job request register, thus telling the IP 240 which job it is to execute.

	umber Chan. 2	Functional description for mode Position decoding Counting Positioning										
0.	1 _H	Read error codes										
3	1 _H	Read interr	upt request bytes for both	channels								
40	DH	Reset communication wit terminate following servir		Reset or terminate communication with the IP 240								
10 _н	20 _н			Write new values for position 1 to 254								
11 _H	21 _н	Write initial and final track values for track 1	Write initial count	Write new values for position 1 to 254								
12 _н	22 _н	Write initial and final track values for track 2										
13 to 16 _н	23 to 26 _H	Values for track 3 to 6										
17 _н	27 _н	Write initial and final track values for track 7										
18 _н	28 _H	Write initial and final track values for track 8		Write new position data for position 0								
19 _н	29 _н	Write zero offset		Write zero offset								
1A _H	2A _H	Write control bits	Write control bits	Write control bits and position number 1 to 254								
1B _H	2В _н	Read actual value and status area	Read actual value, final value and status area	Read actual value, final value and status area								
1D _H	2D _H	Terminate data inter- change after a Write cycle	Terminate data inter- change after a Write cycle									

Table 11-2. Contents of the Job Request Register

Note

The job numbers listed in the table are only a few of all possible job numbers. The specification of job numbers not included in the above list is **not permitted**.

11.2 Data Transfer from the IP 240 to the S5 CPU

The S5 CPU can request data from the IP 240. To make this possible, you must enter the appropriate job number in the IP's job request register. The IP 240 sets the DFRT bit in the status register when the requested data are available in the transfer buffer.

In order to prevent errors in a data interchange between IP 240 and S5 CPU, interrupt processing must be disabled while the data interchange is in progress.

The block diagram below shows the communications procedure for "Read data from the IP 240".




Fig. 11-1. Flowchart for "Read Data from the IP 240"




Fig. 11-1. Flowchart for "Read Data from the IP 240" (Continued)

11.3 Data Transfer from the S5 CPU to the IP 240

The S5 CPU can forward new data to the IP 240. To do so, you must first transfer the new data, then you must enter the appropriate job numbers in the IP's job request register. The IP 240 sets the DFRT bit in the status register when it has fetched this data from the transfer buffer.

To avoid errors during a data interchange between IP 240 and S5 CPU, interrupt servicing must be disabled during data interchange.

"Write data to the IP 240"

You must make preparations for "writing data" to the IP 240 by forwarding a byte, in which you have entered the appropriate job number and set the high-order bit, to the job request register. You can then write the data to the transfer buffer, then tell the IP to fetch this new data by transferring the job number.

In position decoding mode and in counting mode, you terminate this communication cycle by entering $1D_H$ for channel 1 and $2D_H$ for channel 2 in the job request register.

Terminate the communication cycle in positioning mode with 40_H for channel 1 and for channel 2.

Warning

When using direct data interchange in position decoding or counting mode, you must make sure that only valid data are forwarded to the IP 240, as the firmware does not verify this data. During data transfer, data verification is normally taken care of by standard FBs 170 and 172.

Simultaneous transfer of modified track data in position decoding mode

If you want the track data for several modified tracks to become effective simultaneously, proceed as follows:

Transfer the first data batch with the appropriate job number to the IP 240.

Before data interchange is terminated with $1D_H/2D_H$,

enter 40_{H} in the job request register. As a result, the IP 240 sets the AFRT bit to "1" for the new cycle.

transfer the next batch of data with the appropriate job number to the IP 240.

Repeat for all data to be transferred (Fig. 11.2).

As soon as you have finished data transfer, terminate data interchange with $1D_H$ for channel 1 or $2D_H$ for channel 2.

the modified track data become effective simultaneously .

Note

Once data has been forwarded to the transfer buffer, it is retained until it is overwritten. In order to prevent unintentional reevaluation of old data, you must always overwrite the entire buffer with new data.

The flowchart shown below illustrates the communication procedure for "Write data to the IP 240"




Fig. 11-2. Flowchart for "Write Data to the IP 240"






Fig. 11-2. Flowchart for "Write Data to the IP 240" (Continued)

11.4 Contents of the Transfer Buffer

11.4.1 Position Decoding Mode

Read actual value and status area

When you have transferred job number $1B_H$ (channel 1) or $2B_H$ (channel 2) to the IP 240's job request register, the IP 240 makes the actual value and the status area available in the transfer buffer.

Offset transfer buffer	7	6	5	Bi 4	t 3	2	1	0	Description
0		1	0 ¹			1	0 0		Actual value in BCD
1		1	0 ³			1	0 ²		
2			0			1	04		
3	0			0	0			0	
4	27	2 ⁶	2 ⁵	24	2 ³	2 ²	2 ¹	2 ⁰	Actual value in binary
5	2 ¹⁵	2 ¹⁴	2 ¹³	2 ¹²	2 ¹¹	2 ¹⁰	2 ⁹	2 ⁸	
6	0	0	0	0	0	0	0	2 ¹⁶	
7	0			0	0	0		0	Status bit for
8	0	0	0	0	0	0	UEBL	SG	the actual value
9	0			0	0			0	
10	0			0	0			0	
11	0			0	0	0		0	
12	REF8	REF7	REF6	REF5	REF4	REF3	REF2	REF1	
13	0	0	0	0	SYNC	0	DRBR	NPUE	Status bits
14	DA2	DA1	0	0	0	0	0	0	

Table 11-3.	Contents of the Transfer Buffer on Reading the Actual Value
	and Status Area, Position Decoding Mode

Description of the status bits

DA2 =1 Digital output D2 is set

=0 Digital output D2 is not set

DA1 =1 Digital output D1 is set

=0 Digital output D1 is not set

SYNC =1 Reference point approach was terminated with synchronization Wirebreak/short-circuit in lines for encoder for symmetrical pulse trains DRBR =1 NPUE =1 Change in number of pulses between two zero mark signals REFn =1 Actual value lies within track n (including track limits) Actual value not within track n =0 UEBL =1 Actual value out of range (<- 99,999 or>99,999) SG =1 Actual value is negative Actual value is positive =0

Read interrupt request bytes

The IP 240 makes the interrupt request bytes for both channels available when you transfer job number 31_H to the IP 240's job request register.

Table 11-4.	Contents of the Transfer Buffer on Reading Interrupt
	Request Bytes, Position Decoding Mode

Offset transfer buffer	7	6	5	Bi 4	1 3	2	1	0	Description
0	0	0	0	0	0	DRB	NPU	UEB	Interrupt request bytes for channel 1
1	RF8	RF7	RF6	RF5	RF4	RF3	RF2	RF1	
2	0	0	0	0	0	DRB	NPU	UEB	Interrupt request bytes for channel 2
3	RF8	RF7	RF6	RF5	RF4	RF3	RF2	RF1	
4 to 14	0	-		0	0			0	

Description of the interrupt bits

- RFn =1 The interrupt was triggered when the relevant reference bit REFn went to "1"
- DRB =1 The interrupt was triggered by the line monitor
- NPU =1 The interrupt was triggered by the zero mark monitor
- UEB =1 The interrupt was triggered by an overflow

Note

To prevent the interrupt service OB from being invoked twice when using an S5-150U or S5-155U (150U mode), you must reset the relevant bit in system data 0 immediately after reading the interrupt request bytes. For this the FB 42 is available to you.

Write initial and final track values

To change the initial value and final value for a track, you must load these two values into the transfer buffer and then load the job request register with either 1n_H or 2n_H (where n=number of the track).

Offset transfer buffer	Bit 7 6 5 4 3 2 1 0									Description		
0	10 ¹ 10 ⁰									Initial track value		
1		1	0 ³			1	10 ²					
2		(D			1	10 ⁴					
3	0	0	0	0	0	0	0	SG	SG=1 SG=0	Sign for initial value The initial value is negative. The initial value is positive.		
4		1	0 ¹			1	10 ⁰			Final track value		
5		1	0 ³			1	10 ²					
6	0 10 ⁴											
7	0 0 0 0				0	0	0	SG	SG=1 SG=0	Sign for the final value The final value is negative. The final value is positive.		
8 to 14	0 0 0							0				

Table 11-5. Contents of the Transfer Buffer on Writing Initial and Final Track Values, Position Decoding Mode

Write zero offset

To specify a zero offset (NVER), you must enter the zero offset value in the transfer buffer and load the job request register with 19_{H} or 29_{H} .

Offset tranfer buffer	7	6	5	Bi 4		2	1	0	Description
0	10 ¹ 10 ⁰								Zero offset
1	10 ³ 10 ²								
2				10 ⁴					
3	0 0 0 0		0	0 0 SG		SG	SG=1 The zero offset is negative. SG=0 The zero offset is positive.		
4 to 14	0			0	0			0	

Write control bits

To initialize control bits, you must load the new control bits into the transfer buffer and write job number $1A_H$ or $2A_H$ to the job request register.

Table 11-7. Contents of the Transfer Buffer on Writing Control Bits, Position Decoding Mode

Offset transfer buffer	7	6	5	В 4	it 3	2	1	0	Description
0	0	0	0	0	0	0	0	REFF	Control bits
1	AMSK	0	0	0	DA2F	DA2S	DA1F	DA1S	
2 to14	0			0	0			0	

Description of the control bits

- AMSK = 1 All interrupts for the channel are masked, i.e. are lost
 - = 0 Enable interrupts

DA2F DA2S

- 0 0 Digital output D2 is reset
- Digital output D2 is set in accordance with the mode 0 1
- 1 1 Digital output D2 is set irrespective of the actual value

DA1F DA1S

- Digital output D1 is reset 0 0
- 0 1 Digital output D1 is set in accordance with the mode
- Digital output D1 is set irrespective of the actual value 1 1
- REFF = 1Enable for reference point approach
 - Normal actual value acquisition = 0

11.4.2 Counting Mode

Read actual value, final value and status area

The IP 240 makes the actual value, the final value and the status area available in the transfer buffer when you transfer job number $1B_H$ (channel 1) or $2B_H$ (channel 2) to the job request register.

Offset transfer buffer	7	6	5	Bit 4	3	2	1	0	Description
0		1	10 ¹			1	0 ⁰		Actual value in BCD
1		1	10 ³			1	02		
2	0			0	0			0	
3	0			0	0			0	
4	27	26	2 ⁵	24	2 ³	2 ²	2 ¹	20	Actual value in binary
5	0	0	2 ¹³	2 ¹²	2 ¹¹	2 ¹⁰	2 ⁹	2 ⁸	
6	0	0	0	0	0	0	0	0	
7	0			0	0			0	Status bits for actual value
8	0	0	0	0	0	0	UEBL	SG	SG=1The actual value is negativeSG=0The actual value is positive
9	27	2 ⁶	2 ⁵	24	2 ³	2 ²	2 ¹	20	Final value of the last count
10	0	0	2 ¹³	2 ¹²	2 ¹¹	2 ¹⁰	2 ⁹	2 ⁸	
11	0	0	0	0	0	UEBS	UEBE	SGF	Status bits for final value
12	0	0	0	0	0	0	REF2	REF1	Status bits
13	0	0	AKTV	TRIG	0	0	0	0	
14	0	DA1	0	0	0	0	0	0	

 Table 11-8.
 Contents of the Transfer Buffer on Reading Actual Value, Final Value and Status Area , Counting Mode

Description of the status bits

DA1 =1 Digital output D1 is set

- =0 Digital output D1 is not set
- AKTV =1 Counting was enabled
 - =0 Counting was not enabled
- TRIG =1 Counting has begun (first counting pulse acquired)
- REF1 =1 Actual value has reached "0"
 - =0 Actual value is not yet "0"

- REF2 =1 Final value was stored
- UEBL =1 Actual value out of range (<- 9,999)
- UEBE =1 Final value out of range (<- 9,999)
- UEBS = 1 Final value overwritten without being read
- SG =1 Actual value is negative =0 Actual value is positive

SGF =1 Final value is negative

=0 Final value is positive

Read interrupt request bytes

The IP 240 makes the interrupt request bytes for both channels available in the transfer buffer when you transfer job number $31_{\rm H}$ to the job request register.

Table 11-9. Contents of the Transfer Buffer on Reading Interrupt Request Bytes, Counting Mode

Offset transfer buffer	7	6	5	Bi 4	t 3	2	1	0	Description
0	0	0	0	0	0	UBS	0	UEB	Interrupt request bytes for channel 1
1	0	0	0	0	0	0	RF2	RF1	
2	0	0	0	0	0	UBS	0	UEB	Interrupt request bytes for channel 2
3	0	0	0	0	0	0	RF2	RF1	
4 to 14	0			0	0			0	

Description of the interrupt bits

- RF1 =1 The interrupt was triggered because bit REF1 went to "1"
- RF2 =1 The interrupt was triggered because bit REF2 went to "1"
- UEB =1 The interrupt was triggered by a counter overflow
- UBS =1 The interrupt was triggered because status bit UEBS went to "1"

Note

To prevent the interrupt OB from being invoked twice, you must reset the relevant bit in system data 0 in the S5-150U and S5-155U (150 mode) immediately after reading the interrupt request bytes. For this the FB 42 is available to you.

Write initial count

To modify the initial count value, you must enter the new value in the transfer buffer and write job number 11_H or 21_H in the job request register.

Offset transfer buffer	7	6	5	Bi 4		2	1	0	Description	
0		1	10 ¹		10 ⁰				Initial count	
1	10 ³			10 ²						
2	0		0							
3	0	0	0	0	0	0	0	SG	Sign of the initial countSG=1The initial count value is negativeSG=0The initial count value is positive	
4 to 14	0			0	0	-		0		

Table 11-10. Contents of the Transfer Buffer on Writing the Initial Count, Counting Mode

Write control bits

To reinitialize control bits, you must enter the new control bits in the transfer buffer and write job number $1A_H$ or $2A_H$ in the job request register.

Table 11-11. Contents of	of the Transfer Buffer on Wr	iting Control Bits, Counting Mode
--------------------------	------------------------------	-----------------------------------

Offset transfer buffer	7	6	5	Bit 4	3	2	1	0	Description
0	0	0	0	STRT	0	0	0	0	Control bits
1	AMSK	0	0	0	0	0	DA1F	DA1S	
2 to 14	0			0	0			0	

Description of the control bits

AMSK =1	All interrupts for the channel are masked, i.e. lost
=0	Enable interrupts

DA1F DA1S

- 0 0 Digital output D1 is reset
- 0 1 Digital output D1 is set and reset on a mode-dependent basis
- 1 1 Digital output D1 is set irrespective of the actual value
- STRT =1 Enable counting
 - =0 Stop counting

11.4.3 Reading Error Messages

The IP 240 makes the error available in the transfer buffer when you transfer job number $01_{\rm H}$ to the IP 240's job request register.

Offset	Bit							Description	
transfer buffer	7	6	5	4	3	2	1	0	Description
0	27	26	2 ⁵	24	2 ³	2 ²	2 ¹	20	Error no. 3
1	27	2 ⁶	2 ⁵	24	2 ³	2 ²	2 ¹	2 ⁰	Extension to error no. 3
2	27	26	2 ⁵	24	2 ³	2 ²	2 ¹	20	Error no. 2
3	27	26	2 ⁵	24	2 ³	2 ²	2 ¹	20	Extension to error no. 2
4	2 ⁷	2 ⁶	2 ⁵	24	2 ³	2 ²	2 ¹	2 ⁰	Error no. 1
5	27	26	2 ⁵	24	2 ³	2 ²	2 ¹	20	Extension to error no. 1
6 to 14	0			0	0			0	

Table 11-12. Contents of the Transfer Buffer on Reading Error Messages

Error message 1 contains the most recently detected error. The error numbers are in KH format, and are reset on the IP 240 once they have been read out.

You will find a complete list of error messages in Chapter 14.

11.5 **Sample Programs**

The following sample programs show how to program direct data interchange with the IP 240. Note that time monitoring of the loops for querying the IP status register has been omitted from the STEP 5 programs for the purpose of clarity and better readability. The loop counters should be set to 11 ms.

11.5.1 Reading Data from the IP 240

The module is set to start address 224 and configured for position decoding mode. You want to read the BCD-coded actual value from channel 1.

	:		READ ACTUAL VALUE	
	:	IA		DISABLE INTERRUPTS
TIME	:	L L	KFXY KF+1	INITIALIZE LOOP COUNTER. DEFINE XY SO THAT THE DELAY IN THE WAIT LOOP IS AT LEAST 200 $\mu \text{S.}$
	:	-F L > <f< td=""><td>KF+0</td><td></td></f<>	KF+0	
	:	TAK JC	=TIME	WAITING TIME NOT YET ELAPSED?
STA1		L T	PY239 FY239	READ STATUS REGISTER
		JC	F 239.0 -AFRT =FER1	HAS OLD JOB TERMINATED?
		JC	F 239.2 -DFRT =STAl	IS "DATA READY" BIT RESET?
	:		KH0040 PY239	LOAD JOB NUMBER FOR "RESET COMMUNICATION" AND TRANSFER JOB NUMBER
STA2	:	L	PY239 FY239	READ STATUS REGISTER
	:		F 239.0 -AFRT =STA2	IS "JOB TERMINATED" BIT NOT YET SET?
FER1		JC	F 239.5 -IDLE =ERR1	CHANNEL 1 NOT CONFIGURED? GENERATE ERROR MESSAGE
			M 239.4 -ERR =ERR3	ERROR? JUMP TO "READ ERROR MESSAGES"
			KH001B PY239	LOAD JOB NUMBER FOR "READ ACTUAL VAL. AND STATUS AREA FROM CHANNEL 1" AND TRANSFER JOB NUMBER
STA3		L T	PY239 FY239	READ STATUS REGISTER
			F 239.2 -DFRT =STA3	DATA NOT YET AVAILABLE?

			M 239.4 -ERR	ERROR?
		JC	=ERR2	JUMP TO "READ ERROR MESSAGES"
	:	_		
	:		PY224	TRANSFER BCD-CODED ACTUAL VALUE
	:		FY227	
	:		PY225	
	:	-	FY226	
	:		PY226	
	:	Т	FW224	FW224 AND FW226 CONTAIN THE ACTUAL VALUE
	:			
	:		PY232	TRANSFER THE SIGN OF THE ACTUAL VALUE
	:	т	FY222	AND THE OVERRANGE STATUS BIT
	:	-		
	:		KH0040	LOAD JOB NUMBER FOR JOB TERMINATED AND
	:	т	PY239	TRANSFER JOB NUMBER
	:			
	:	RA		ENABLE INTERRUPTS
	:	וויזס		
	•	BEU		
ERR1				CENTERATE AND DICHIAN EDDOD MECCACE.
ERKI	:			GENERATE AND DISPLAY ERROR MESSAGE: CHANNEL 1 NOT CONFIGURED
	:			E.G. ASSIGN FLAG BIT
	:	D۸		ENABLE INTERRUPTS
	•	KA		ENABLE INTERCOPTS
		BEU		
	:	DHO		
	:		READ ERROR BYTES	
	:			
ERR2		L	кн0040	LOAD JOB NUMBER FOR "RESET COMMUNICATION"
		T		AND WRITE JOB NUMBER
	:		1100	
STA4	:	L	PY239	READ STATUS REGISTER
	:		FY239	
	:			COMMUNICATION NOT YET RESET?
	:		=STA4	
	:			
ERR3	:	L	КН0001	LOAD JOB NUMBER FOR LOAD ERROR MESSAGES
	:		PY239	AND WRITE JOB NUMBER
	:			
STA5	:	L	PY239	READ STATUS REGISTER
	:	Т	FY239	
	:	AN	F 239.2 -DFRT	DATA NOT YET AVAILABLE?
			=STA5	
	:			
	:	L	PW224	TRANSFER ERROR MESSAGES
		-		FW228 CONTAINS ERROR MESSAGE 3
	:	1	FW228	FWZZO CONTAINS ERROR MESSAGE S
	:	-	FW228 PW226	FW220 CONTAINS ERROR MESSAGE 5
		L		FW220 CONTAINS ERROR MESSAGE 3
	:	L T	PW226	
	: :	L T L	PW226 FW230	
	: : :	L T L	PW226 FW230 PW228	FW230 CONTAINS ERROR MESSAGE 2
	: : :	L T L T	PW226 FW230 PW228	FW230 CONTAINS ERROR MESSAGE 2
	: : :	L T L T	PW226 FW230 PW228 FW232	FW230 CONTAINS ERROR MESSAGE 2 FW232 CONTAINS ERROR MESSAGE 1
	: : : :	L T L T	PW226 FW230 PW228 FW232 KH0040	FW230 CONTAINS ERROR MESSAGE 2 FW232 CONTAINS ERROR MESSAGE 1 LOAD JOB NUMBER FOR JOB TERMINATED
	: : : : :	L T L T L T	PW226 FW230 PW228 FW232 KH0040	FW230 CONTAINS ERROR MESSAGE 2 FW232 CONTAINS ERROR MESSAGE 1 LOAD JOB NUMBER FOR JOB TERMINATED
	: : : : : :	L T L T L T	PW226 FW230 PW228 FW232 KH0040	FW230 CONTAINS ERROR MESSAGE 2 FW232 CONTAINS ERROR MESSAGE 1 LOAD JOB NUMBER FOR JOB TERMINATED TRANSFER JOB NUMBER
	: : : : : : :	L T L T L T	PW226 FW230 PW228 FW232 KH0040	FW230 CONTAINS ERROR MESSAGE 2 FW232 CONTAINS ERROR MESSAGE 1 LOAD JOB NUMBER FOR JOB TERMINATED TRANSFER JOB NUMBER

11.5.2 Writing Data to the IP 240

The module is set to module address 160 and channel 2 is configured for position decoding mode. The limit values for the 3rd track were transferred to the IP 240 in the restart routine (OB20/21/22) and are to be modified in the cyclic program.

The initial track value, with sign, is in MD 140, the final track value in MD 144.

	:	WRITE INITIAL AND FI	INAL TRACK VALUES
	: IA		DISABLE INTERRUPTS
TIME		KFXY KF+1 KF+0	INITIALIZE LOOP COUNTER. DEFINE XY SO THAT THE DELAY IN THE WAIT LOOP IS AT LEAST 200 $\mu \rm s$
	: > <f : TAK : JC :</f 	=TIME	WAITING TIME NOT YET ELAPSED?
STA1	: L : T :	PY175 FY239	READ STATUS REGISTER
	: A : JC :	F 239.0 -AFRT =FER1	OLD JOB TERMINATED?
	: AN	F 239.2 -DFRT =STA1	"DATA READY" BIT RESET?
	: L : T :	KH0040 PY175	LOAD JOB NUMBER FOR "RESET COM- MUNICATION" AND TRANSFER JOB NO.
STA2	: L : T :	PY 175 FY239	READ STATUS REGISTER
	: AN : JC :	F 239.0 -AFRT =STA2	"JOB TERMINATED" BIT NOT YET SET?
FER1	: A : JC :	F 239.6 -IDLE =ERR1	CHANNEL 2 NOT CONFIGURED? GENERATE ERROR MESSAGE
		F 239.4 -ERR =ERR3	ERROR? JUMP TO "READ ERROR MESSAGES"
TRAN	:	КН 0023 КН 0080	LOAD JOB NUMBER FOR "WRITE TRACK LIMITS FOR 3RD TRACK, CHANNEL 2" MASK FOR SETTING BIT
	: T :	PY 175	TRANSFER ADAPTED JOB NUMBER TO JOB REQUEST REGISTER
	: L : T :	FY 143 PY 160	TRANSFER BCD DECADES 10^1 AND 10^0 OF INITIAL TRACK VALUE FOR 3RD TRACK

: г FY 142 TRANSFER BCD DECADES 10^3 AND 10^2 : т PY 161 OF THE INITIAL VAL. FOR THE 3RD TRACK : FY 141 TRANSFER BCD DECADE 10^4 OF THE : L : т PY 162 INITIAL VAL. FOR THE 3RD TRACK FY 140 TRANSFER SIGN OF INITIAL VALUE : L : т PY 163 FOR THE 3RD TRACK : : L FY 147 TRANSFER BCD DECADES 10^1 AND 10^0 : т PY 164 OF THE FINAL VAL. FOR THE 3RD TRACK : : L FY 146 TRANSFER BCD DECADES 10³ AND 10² : т PY 165 OF THE FINAL VAL. FOR THE 3RD TRACK : : FY 145 TRANSFER BCD DECADE 10^4 OF THE L : т PY 166 FINAL VAL. FOR THE 3RD TRACK : : FY 144 TRANSFER SIGN OF THE FINAL L : Т PY 167 VAL. FOR THE 3RD TRACK KH 0023 LOAD JOB NO.FOR "WRITE TRACK : L PY 175 LIMITS FOR 3RD TRACK, CHANNEL 2" : Т AND TRANSFER THE JOB NUMBER STA3 : L PY 175 READ STATUS REGISTER : т FY 239 : : AN F 239.2 -DFRT DATA NOT YET FETCHED? : JC =STA3 : : A M 239.4 -ERR ERROR? : JC =ERR2 JUMP TO "READ ERROR MESSAGES" : : Г KH 002D LOAD JOB NUMBER FOR "TERMINATE DATA : т PY 175 INTERCHANGE WITH CHANNEL 2" AND TRANSFER JOB NUMBER : ENABLE INTERRUPTS : RA : : BEU ERR1 : GENERATE AND DISPLAY ERROR MESSAGE: : CHANNEL 2 NOT CONFIGURED : E.G. ASSIGN FLAG BIT : ENABLE INTERRUPTS : RA : : BEU : : READ ERROR MESSAGES : ERR2 : L KH0040 LOAD JOB NUMBER FOR "RESET COM-: т MUNICATION" AND TRANSFER JOB NUMBER PY175 : STA4 : L PY175 READ STATUS REGISTER : т FY239 : F 239.0 -AFRT : AN COMMUNICATION NOT YET RESET? : JC =STA4

ERR3	:	L	КН0001	LOAD JOB NUMBER FOR "LOAD ERROR
	:	Т	PY175	MESSAGES" AND TRANSFER JOB NO.
	:			
STA5	:	L	PY175	READ STATUS REGISTER
	:	Т	FY239	
	:			
	:	AN	F 239.2 -DFRT	DATA NOT YET AVAILABLE?
	:	JC	=STA5	
	:			
	:	L	PW160	TRANSFER ERROR MESSAGES
	:	Т	FW228	FW228 CONTAINS ERROR MESSAGE 3
	:	L	PW162	
	:	Т	FW230	FW230 CONTAINS ERROR MESSAGE 2
	:	L	PW164	
	:	Т	FW232	FW232 CONTAINS ERROR MESSAGE 1
	:			
	:	L	КН0040	LOAD JOB NUMBER FOR "JOB
	:	Т	PY175	TERMINATED" AND TRANSFER JOB NO.
	:			
	:	RA		ENABLE INTERRUPTS
	:			
	:	BE		

- 1 System Overview
- 2 Module Description and Accesories
- 3 Addressing
- 4 Hardware Installation
- 5 Operation
- 6 Functional Description
- 7 Position Decoding
- 8 Counting
- 9 IP 252 Expansion
- 10 Positioning
- 11 Direct Data Interchange with the IP 240

12 Response Times

	Structure of a Firmware Cycle
12.2	Computing the Response Time
12.3	Firmware Execution Times

13 Encoder Signals

14 Error Messages

Figures	
12-1. Structure of a Firmware Cycle (Example) 12-2. Computing the Response Time 12-3. Response Time for Evaluation of the Actual Value	
and of Wirebreak and Zero Mark Errors	
Tables	
12-1. Firmware Execution Times, Position Decoding Mode12-2. Firmware Execution Times, Counting Mode12-3. Firmware Execution Times, Positioning Mode	12 - 5

12 Response Times

The response time is the time between reaching of a setpoint and the IP 240's reaction.

The signals from the incremental encoders or pulse encoders are acquired by counter chips. These counter chips make an internal count available which is read and evaluated in each module firmware (FW) cycle. IP inputs IN and GT are also sensed at the hardware level and postprocessed by the firmware.

All evaluations in which the IP 240 firmware is involved are, as regards their response time, determined by the cycle time of the module firmware. The cycle time itself depends on:

- the modes in which the channels are operated,
- the configuring data,
- the current actual value and
- the requests for data interchange with the S5 CPU.

12.1 Structure of a Firmware Cycle

A firmware cycle is subdivided into slices for

- processing of channel 1
- processing of channel 2
- data interchange




Figure 12-1. Structure of a Firmware Cycle (Example)

When processing of a channel begins, the data acquired at the hardware level is read in by the firmware. Because the IP 240 firmware has a free-wheeling cycle, this is not done in a fixed timeslot pattern, but rather is dependent on the processing times of the slices for "Processing of channel 1", "Processing of channel 2" and "Data interchange with the S5 CPU".

No more than one data interchange with the S5 CPU may take place in a firmware cycle. Once new data have been transferred to the IP 240, the next FW cycle is closed to data interchange. A pending request is processed as soon as possible. The data interchange can thus be carried out at different points within the firmware cycle.

The data made available by the IP 240 is always based on the last count read, and is **not** updated again when a data interchange takes place.

12.2 Computing the Response Time

Using channel 1 as example, Figure 12-2 shows which FW slices must be taken into account when computing the response time.




Figure 12-2. Computing the Response Time

The maximum response times are thus as follows:


for channel 1 $t_{\text{reak.-ka1 max.}} = t_{\text{ka1/1 max.}} + t_{\text{ka2/1 max.}} + t_{\text{kom1 max.}} + t_{\text{kom2 max.}} + t_{\text{ka1/2 max.}}$

for channel 2 $t_{\text{reak},-\text{ka2} \max} = t_{\text{ka2/1} \max} + t_{\text{kom1} \max} + t_{\text{ka1/2} \max} + t_{\text{kom2} \max} + t_{\text{ka2/2} \max}$


Substitute the maximum value for a data Read for $t_{kom1 max}$ and the maximum value for a data Write for channel 1 or channel 2 for $t_{kom2 max}$. If the IP 240 is not accessed during positioning or during a counting cycle, assume $t_{kom}=0$.


The new data are available on the IP 240 when the response time has elapsed, and can be read out with the next data interchange.

The execution times of the individual slices are discussed in detail in Section 12.3.




Is reset following reading of the interrupt request bytes









12.3 Firmware Execution Times

The execution time of the individual firmware slices depends on

- the modes in which the channels are operated,
- the configuring data and
- the current actual value.

The table below shows the

- base times which the firmware needs in each cycle to process channel 1 and channel 2.
- the additional times needed only in the firmware cycle in which the setpoint is reached or in which an error occurs.
- the execution time for a data interchange in the relevant mode.

When computing the response time, you must always assume the maximum value for a data interchange.

Position decoding mode

Firmware Execution Times, Position Decoding Mode	

Description	Abbrev.	Max. execu- tion time
Base time without configuring	t _A	45 µs
Base time for position decoding without track comparison	t _W	520 µs
Base time per track comparison without hysteresis Base time per track comparison with hysteresis	t _{WS1} t _{WS2}	160 μs 230 μs
Additional time for entering and exiting a track	t _{WZ1}	30 µs
Additional time for IP 240 to set or reset an output (per DQ)	t _{WZ2}	45 μs
Additional time for IP 240 to generate an interrupt (for each interrupt bit set)	t _{WZ3}	30 µs
Time for a data exchange Data Read Data Write	t _{kom} t _{kom}	430 μs 740 μs

Example:			
Channel 1:	Base time without configuring	t _A =	45 µs
	Position decoding modes	t _W =	520 µs
	 6 tracks used, without hysteresis 	6 x t _{WS1} =	960 µs
	In one FW cycle,		
	 a track can be entered, 	t _{WZ1} =	30 µs
	 an output set and 		
	the other output reset and	$2 \times t_{WZ2} =$	90 µs
	 an actual value-dependent interrupt generated. 	t _{WZ3} =	30 µs
		t _{ka1} =	1675 µs

Channel 2:	 Base time without configuring Position decoding mode 8 tracks used, without hysteresis In one FW cycle, 	$t_A = 45 \ \mu s$ $t_{WW} = 520 \ \mu s$ $8 \ x \ t_{WS2} = 1840 \ \mu s$
	 two tracks can be entered, both outputs can be switched, two actual value-dependent interrupts can be generated, and the DRBR signal can trigger an interrupt. 	$\begin{array}{rcl} 2 \ x \ t_{WZ1} &=& 60 \ \mu s \\ 2 \ x \ t_{WZ2} &=& 90 \ \mu s \\ 2 \ x \ t_{WZ3} &=& 60 \ \mu s \\ t_{WZ3} &=& 30 \ \mu s \\ & & \\ t_{ka2} &=& 2645 \ \mu s \end{array}$

Counting mode

Table 12-2. Firmware Execution Times, Counting Mode

Description	Abbrev.	Max. execu- tion time
Base time without configuring	t _A	45 μs
Base time for counting	tz	470 μs
Additional time for IP 240 to generate an interrupt (for each interrupt bit set)	t _{ZZ1}	30 µs
Time for a data exchange Data Read Data Write	t _{kom} t _{kom}	440 μs 560 μs

Example:

Channel 1:	• •	Base time without configuring Counting mode Two interrupts can generated in each FW cycle.	t _A t _Z 2 x t _{ZZ1}	= = =	
			t _{ka1}	=	575 μs
Channel 2:	•	Base time without configuring (channel not used)	t _A	=	45 μs
			t _{ka2}	=	45 μs

Positioning mode

Description		Abbrev.	Max. execu- tion time
Base time without configu	ring	t _A	45 μs
	vith linear axis and ZYSY=0 vith rotary axis and ZYSY=0	t _{PL1} t _{PR1}	1050 μs 1100 μs
Base time for positioning v Base time for positioning v	t _{PL2} t _{PR2}	1250 μs 1550 μs	
Additional time for entering and exiting a range			80 µs
Additional time for IP 240	t _{PZ2}	25 μs	
Additional time for IP 240 (for each interrupt bit set)	to generate an interrupt	t _{PZ3}	30 µs
Time for reading binary data reading BCD data writing binary data writing BCD data	(BCD/y=0) (BCD/y=1) (BCD/y=0 and BCD/x=0) (BCD/y=1 or BCD/x=1)	t _{kom} t _{kom} t _{kom} t _{kom}	240 μs 520 μs 960 μs 1650 μs

Table 12-3. Firmware Execution Times, Positioning Mode

Example:

Channel 1:	 Base time without configuring Positioning mode, linear axis with ZYSY=0 In one FW cycle, 	t _A = 45 μs t _{PL1} = 1050 μs
	 two ranges can be entered, both outputs can be switched, two actual value-dependent interrupts can be generated and the DRBR signal can trigger an interrupt. 	$\begin{array}{rrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrr$
		t _{ka1} = 1395 μs
Channel 2:	 Base time without configuring Positioning mode, linear axis with ZYSY=1 In one FW cycle, one range can be entered, both outputs can be switched, one actual value-dependent interrupt can be generated and storing of the final value can trigger an interrupt. 	$t_{A} = 45 \ \mu s$ $t_{PL2} = 1250 \ \mu s$ $t_{PZ1} = 80 \ \mu s$ $2 \ x \ t_{PZ2} = 50 \ \mu s$ $t_{PZ3} = 30 \ \mu s$ $t_{PZ3} = 30 \ \mu s$ $t_{PZ3} = 30 \ \mu s$
		t _{ka2} = 1485 μs

- 1 System Overview
- 2 Module Description and Accesories
- 3 Addressing
- 4 Hardware Installation
- 5 Operation
- 6 Functional Description
- 7 Position Decoding
- 8 Counting
- 9 IP 252 Expansion
- 10 Positioning
- 11 Direct Data Interchange with the IP 240
- 12 Response Times

13 Encod	er Signals
13.1	Signal Forms and Timing Requirements
	for Incremental Encoders
13.1.1	Signal Forms
	Timing Requirements
13.2	Timing at Binary Input IN
13.3	Timing at Counting Input CLK and at Binary Input GT 13 - 6

14 Error Messages

Figur	25			
13-1.	Signal Forms: Symmetrical Encoder Signals A/ \overline{A} , B/ \overline{B} , Z/ \overline{Z} and	4.0		
	Asymmetrical Encoder Signals A*, B*, Z*			
13-2.	Timing Diagrams for Symmetrical Incremental Encoders	13	-	2
13-3.	Timing Diagrams for Asymmetrical Encoders	.13	-	4
13-4.	Timing Diagram for Reference Point Approach, Position Decoding Mode	13	-	5
13-5.	Timing Diagram for Reference Point Approach, Positioning Mode	13	-	5
13-6.	Timing Diagram for the Synchronization Signal, Positioning Mode	13	-	6
13-7.	Timing Diagram for the CLK and GT Signals, Counting Mode	13	-	6

13 Encoder Signals

This section discusses the requirements for the forms and timing of the signals for the IP 240. The following encoder signals are discussed in this section:

- Incremental encoder signals for position decoding, IP 252 expansion and positioning mode (Section 13.1).
- The signal at binary input IN for reference point approach and for synchronization with an external control signal for position decoding and positioning mode (Section 13.2).
- The signals at counting input CLK and at binary input GT for counting mode (Section 13.3).

13.1 Signal Forms and Timing Requirements for Incremental Encoders

13.1.1 Signal Forms

In position decoding, IP 252 expansion and positioning mode, the incremental encoders used for producing position-dependent signals must generate two square-wave pulse trains in quadrature. If you want to execute a reference point approach in position decoding and positioning mode, at least one high-active zero mark signal (reference signal) per encoder revolution is also required.

You can connect incremental encoders to the IP 240 which generate

- symmetrical signals A/A, B/B and Z/Z; the IP interface for these encoders conforms as regards the level to the RS 422A standard.
- asymmetrical signals A*, B* and Z* with a rated encoder voltage of 5 V or 24 V.

To match the IP 240 to the type of encoder and the signal level, you must set coding switches S4, S5 and S6 (Section 5.3).




Fig. 13-1. Signal Forms: Symmetrical Encoder Signals A/A, B/B, Z/Z Asymmetrical Encoder Signals A*, B*, Z*

Note	
To change the counting c follows:	irection, you must interchange the connections
 for symmetrical encoders, for asymmetrical encode 	interchange A/A with B/B

13.1.2 Timing Requirements

The following diagrams show the timing requirements for signals A, B and Z at the IP 240's inputs. These requirements must be observed in order to enable proper evaluation of the signals.

Z signal


During reference point approach and zero mark monitoring, the Z signal is evaluated while A=1 and B=1. The state A=1 and B=1 may occur only once for the duration of the Z signal (Z=1). In addition, one of the following conditions must be satisfied to ensure that the correct edge of the Z signal is used in every instance:

- When using a symmetrical encoder, the Z signal must go to "1" no more than 250 ns (t₅) after the last positive signal edge of pulse train A or B (Fig. 13-2c).
- When using an asymmetrical encoder, the Z signal must go to "1" at least 2.5 μs (t₅) before the pending positive signal edge of pulse train A* or B* (Fig. 13-3b).

When your encoder can maintain this timing only in one direction of rotation, the reference point must be approached with this direction of rotation. Zero mark monitoring is then carried out in this direction only.

When the encoder cannot maintain this timing, you must disable zero mark monitoring during configuring (configuring parameter IMP=0).

Timing requirements for encoders with symmetrical signals



a) Skew between tracks A and B (minimum edge spacing):

b) Skew between the signals of a track:





Fig. 13-2. Timing Diagrams for Symmetrical Incremental Encoders



c) Position and timing of the Z signal:

t₄: min. 50 ns t₅: max. 250 ns

t₆: min. 500 ns

- 1) Position of the Z signal at minimal signal length
- 2) Position of the Z signal when the Z signal corresponds to the A signal
- 3) Position of the Z signal when the Z signal corresponds to the B signal
- 4) Position of the Z signal at maximum signal length

An edge steepness of at least 5 V/ μ s is required for all signals.

Fig. 13-2. Timing Diagram for Symmetrical Incremental Encoders (Continued)


If the encoder has no \overline{Z} signal, the \overline{Z} input of a symmetrical encoder must be applied to a 1 signal and the Z input to a 0 signal.

Note

The requirements regarding the position of the Z signal do not apply to IP 252 expansion mode, as neither reference point approach nor zero mark monitoring is possible in this mode.

Timing requirements for encoders with asymmetrical signals

a) Skew between tracks A and B (minimum edge spacing):



- 2) Position of the Z signal when the Z signal corresponds to the A signal
- 3) Position of the Z signal when the Z signal corresponds to the B signal
- 4) Position of the Z signal at maximum signal length

Fig. 13-3. Timing Diagram for Asymmetrical Encoders

13.2 Timing at Binary Input IN

Binary input IN is used as preliminary contact signal during reference point approach in position decoding and positioning mode. For positioning with external synchronization, this input is also used for connecting the synchronization signal.

Only bounce-free 5 V or 24 V encoders are permissible.

The IN signal is evaluated by the IP 240 module firmware. For this reason, acquisition of the signal edges may sometimes be deferred by one firmware cycle.

The times and edge steepness given below refer to the signals present on the module.

Connection of the preliminary contact signal to the IN input




Fig. 13-4. Timing Diagram for Reference Point Approach, Position Decoding Mode





Fig. 13-5. Timing Diagram for Reference Point Approach, Positioning Mode

Note

It must be ensured that synchronization always takes place at the same zero mark position by selecting the traversing speed during reference point approach and aligning the preliminary contact signal edges between the zero marks.



Connecting the synchronization signal to the IN input

Fig. 13-6. Timing Diagram for the Synchronization Signal, Positioning Mode

13.3 Timing at Counting Input CLK and at Binary Input GT

Signal inputs CLK (clock) and GT (gate) are used in counting mode.

Only bounce-free 24 V encoders may be used. Coding switches S5 and S6 must be set to 24 V. It is also possible to connect 3-wire and 4-wire BERO proximity switches.

Because the GT signal is also evaluated by the IP 240 module firmware, care must be taken that the signal be present for at least 5 ms as active signal and 5 ms as inactive signal. The maximum frequency is 100 Hz.

To enable defined counter operation, times t_1 and t_2 must be carefully observed for the first CLK signal while GT=1 or GT=0.

The times and edge steepness given below refer to the signals present on the module.




Fig. 13-7. Timing Diagram for the CLK and GT Signals, Counting Mode

- System Overview 1
- 2 Module Description and Accessories
- 3 Addressing
- 4 Hardware Installation
- Operation 5
- 6 **Functional Description**
- 7 Position Decoding
- 8 Counting
- IP 252 Expansion 9
- Positioning 10
- Direct Data Interchange with the IP 240 Response Times 11
- 12
- Encoder Signals 13

14 Error M	lessages
14.1	Hardware Faults14 1
	Error Messages in Position Decoding and Counting Mode14 - 2Parameter and Data Errors14 - 2Communications Errors14 - 3
14.3	Error Messages in IP 252 Expansion Mode14 - 3
14.4.1 14.4.2	Error Messages in Positioning Mode.14 - 3Parameter Errors.14 - 3Data Errors.14 - 4Communications Errors.14 - 6

Tables			
14-1. Errors Flagged in the PAFE Byte	. 14	-	1
14-2. Hardware Faults	.14		1
14-3. Parameter and Data Errors in Position Decoding and Counting Mode	14	-	2
14-4. Communications Errors in Position Decoding and Counting Mode			
14-5. Parameter Errors in IP 252 Expansion Mode	14	-	3
14-6. Parameter Errors in Positioning Mode	.14	-	3
14-7. Data Errors in Positioning Mode	. 14	-	4
14-8. Communications Errors in Positioning Mode	.14	-	6

14 Error Messages

If you use standard FBs 167 to 173 for data interchange between S5 CPU and IP 240, you can ascertain whether an error or fault occurred and obtain information on where you can find a more detailed error description by evaluating the PAFE byte. PAFE should be evaluated following every FB call.

	mber in Ebyte HEX	Type of error	Detailed description in DB
0	01 _H	Hardware, communications and data errors	DW 8 to10
1	02 _H	Parameter and data errors	DW 13
2	04 _H	Illegal data block no., no such data block, or data block too short, CPU not permissible	-
3	08 _H	Start or continuation of data interchange with the IP 240 not possible. Waiting time for communication with IP 240 exceeded.	-
7	80 _H	Function block prematurely aborted	-

Table 14-1.	Errors Fla	igged in the	PAFE Byte
-------------	------------	--------------	-----------

If you program data interchange between S5 CPU and IP 240 yourself, you must scan the ERR bit after reading the IP 240's status register and read out the error messages from the IP 240 if this bit is "1" (Chapter 11, "Direct Data Interchange").

Note	
All error messages are in KH format.	

14.1 Hardware Faults

Some hardware components are checked via a test routine following power-up. If a fault is detected, the IP 240 sets the red MF LED. You can read out the error message from the IP 240 by invoking a configuring FB. The FB enters the error codes in DW 8 to 10 of the specified data block.

Error code (DW 8 to 10)	Description		
1001	Watchdog error		
1002	Error in checksum test (EPROM)		
1003	Error in counter test (82C54)		
101n	Error detected in RAM test no. n (n=1 to 8)		
102n	Error detected in transfer buffer test no. n (n=1 to 8)		

Table 14-2. Hardware Faults

14.2 Error Messages in Position Decoding and Counting Mode

14.2.1 Parameter and Data Errors

In position decoding and counting mode, the FB parameter and the DB data are checked by the standard function blocks. If an error is detected, the error code is entered in DW 13 of the specified data block.

Error code (DW 13)	Description
0001	Illegal module address
0002	Illegal channel number
0003	Error in configuring parameter
0004	FB incompatible with IP firmware
0101	Invalid initial value for track 1
0102	Invalid initial value for track 2
0103	Invalid initial value for track 3
0104	Invalid initial value for track 4
0105	Invalid initial value for track 5
0106	Invalid initial value for track 6
0107	Invalid initial value for track 7
0108	Invalid initial value for track 8
0111	Invalid final value for track 1
0112	Invalid final value for track 2
0113	Invalid final value for track 3
0114	Invalid final value for track 4
0115	Invalid final value for track 5
0116	Invalid final value for track 6
0117	Invalid final value for track 7
0118	Invalid final value for track 8
0120	Invalid zero offset
0121	Invalid hysteresis
0122	Invalid initial count
0201 0202 0203 0204 0205 0206 0207 0208	Limit values for track 1 cannot be transferred * Limit values for track 2 cannot be transferred * Limit values for track 3 cannot be transferred * Limit values for track 4 cannot be transferred * Limit values for track 5 cannot be transferred * Limit values for track 6 cannot be transferred * Limit values for track 7 cannot be transferred * Limit values for track 8 cannot be transferred * Limit values for track 8 cannot be transferred *
0210	Channel not configured
0211	Control FB illegal for configured mode or data block
0212	Illegal function number (FKT)
0213	Illegal control bit combination

 Table 14-3.
 Parameter and Data Errors in Position Decoding and Counting Mode

14.2.2 Communications Errors

Communications errors can occur when you interchange data directly with the IP 240 without using control function blocks. You must read these errors out from the IP 240's transfer buffer (Chapter 11, "Direct Data Interchange").

Error code (transfer buffer)	Description
4000 41nn 420n	Protocol error Illegal job number, nn=old job number Error during transfer of track limits, n=number of the track

14.3 Error Messages in IP 252 Expansion Mode

Parameter errors

FB 173 checks the configuring parameters and enters errors, if any, in DW 13.

Error code (DW13)	Description
0001	Illegal module address
0003	Error in configuring parameter
0004	FB not compatible with IP firmware

Table 14-5. Parameter Errors in IP 252 Expansion Mode

14.4 **Error Messages in Positioning Mode**

14.4.1 Parameter Errors

In positioning mode, the initialized parameters are checked by the configuring FB and the control FB; during configuring, the value in DW 58 is also checked. When an error is detected, the error code is entered in DW 13.

Error code (DW13)	Description
0001	Illegal module address
0002	Illegal channel number
0003	Error in configuring parameter
0004	FB not compatible with IP firmware
0123	Number of positions in DW 58 exceeds 254
0210	Channel not configured
0211	Control FB illegal for configured mode or for data block
0212	Illegal function number (FKT)

Table 14-6.	Parameter Errors in I	Positioning Mode
-------------	-----------------------	------------------

14.4.2 Data Errors

The specified data is checked by the module firmware. If standard function blocks are used for data interchange, the FB reads the error messages out from the IP 240 and enters the codes in data words 8 to 10.

If you program direct data interchange yourself, you must read out the error messages from the transfer buffer. The layout of the error codes and extensions is shown in Chapter 11, "Direct Data Interchange".

Error c Chan. 1	ode for Chan. 2	Exten- sion	Description
50	80	nn	Specified position number not defined when channel was configured.
		nn	=specified position number
51	81	00	Attempt made to store position 0 on the IP 240 or to call posi- tion 0 via the position number. Position number 0 can be specified via the position value only.
52	82	nn	Negative position value specified for a rotary axis or position value exceeds permissible maximum value (=final value - 1). Change the position value
		nn	=associated position number
53	83	nn	Position number and control bit HASY specified.
		nn	=specified position number
54	84	nn	Position number assigned more than once Use different position number
		nn	=specified position number
55	85	nn	Position value for linear axis out of range
		nn	=position number
58	88	nn	Synchronization mode selected although status bit DRBR (wirebreak) still set Rectify error and read status area from IP 240
		nn	=00 HASY selected =01 ZYSY selected =02 SOSY selected
59	89	nn	Position specified although actual value acquisition not yet synchronized.
		nn	=specified position number

 Table 14-7.
 Data Errors in Positioning Mode

Table 14-7. Data Errors in Positioning Mode (Continued)				
Error c Chan. 1	ode for Chan. 2	Exten- sion	Description	
60	90	nn	Position number specified together with control bit HAND	
		nn	=specified position number	
61	91	nn	Invalid combination of control bits FREI, HAND, DA1S and DA2S.	
		nn	 =00 Control bits DA1S and DA2S in conjunction with HAND=1 illegal for configuring parameter DAV =02 HAND=1 and FREI=1 transferred for reference point approach or direction of travel not correctly specified via DA1S or DA2S and DAV=2 	
62	92	nn	Contents of data block or transfer buffer invalid Check contents and enter "0" in all unused positions	
		nn	 =00 Error while transferring zero offset =01 Error while transferring control bits =02 Error while transferring position values =03 Error while transferring distance values =04 Error while transferring position 0 	
63	93	nn	Illegal value specified as BCD number.	
		nn	 =01 Error in position value transferred =02 Error in distance value transferred =03 Error in zero offset transferred =04 Error in final value for rotary axis 	
64	94	nn	Certain control bits and data can be specified only when IP outputs are reset. Check the states of the IP outputs	
		nn	 =00 Error when selecting a position from 1 to 254 =01 Error on transferring zero offset =02 Error on selecting HASY =04 Error on selecting HAND =05 Error on transferring position values =06 Error on transferring distance values 	

Table 14-7. Data Errors in Positioning Mode (Continued)			
Error code for Chan. 1 Chan. 2		Exten- sion	Description
65	95	nn	More than one synchronization mode selected.
		nn	 = 00 HASY set = 01 ZYSY set = 02 SOSY set
69	99	nn	Illegal data
		nn	 = 00 Zero offset out of range = 01 Zero offset exceeds final value of rotary axis = 02 Illegal final value for rotary axis = 03 BEE1 illegal = 04 BEE2 illegal = 05 BEE3 illegal = 06 BEE1 illegal for position 0 = 07 BEE2 illegal for position 0 = 08 BEE3 illegal for position 0

14.4.3 Communications Errors

Communications errors can occur on direct data interchange with the IP 240. You must read out the error code and extension from the IP 240's transfer buffer (Chapter 11, "Direct Data Interchange").

Communications Errors in Positioning mode

Er	ror Code sfer buffer)	Description
	4000 41nn	Protocol error Illegal job number, nn=old job number

A

Adapter Casing (S5 Adapter)

In this Chapter

In this chapter, you will learn

- how to install modules in the adapter casing, and
- what you must observe when using the various S5 modules.

Section	Contents	Page
A.1	Prerequisites	A-2
A.2	Installing an Adapter Casing in the S7-400	A-3
A.3	Inserting S5 Modules in an Adapter Casing	A-4
A.4	Interrupt Processing	A-5
A.5	Technical Specifications	A-6

A.1 Prerequisites

General	The following prerequisites must be observed as regards the use of S5 modules in the S7-400:		
	• Check with your local Siemens office that the modules you want to use have been approved for implementation.		
	• Programmable S5 modules can be linked into a STEP 7 user program only with special standard function blocks. Should you have only standard S5 function blocks for your S5 modules which are not expressly autho- rized for STEP 7 implementation in the associated documentation (Manual or Product Information), you must order new standard function blocks for those modules.		
	• SIMATIC S5 and SIMATIC S7 differ from one another in their general technical specifications, most particularly those relating to ambient conditions. When installing an S5 module in an S7-400, the most stringent ambient conditions for either the S5 and S7 apply for the system as a whole.		
Permissible Racks	The adapter casing may be installed only in the S7-400 central rack.		
	Note		
	Before installing an S5 module which has been used in an S5 configuration in an S7 system, always call your local Siemens office for particulars. The		

in an S7 system, always call your local Siemens office for particulars. The information provided in this chapter relates exclusively to the current versions and revision level of the S5 modules covered.

A.2 Installing an Adapter Casing in the S7-400

Introductory To install an S5 module in an S7-400, you must first install the adapter casing Remarks in the S7 rack, then set the address on the S5 module, and, finally, insert the module in the adapter casing.

Proceed as follows to install an adapter casing in a rack:

1. Check to make sure that the jumpers on the back of the adapter casing are closed (factory setting). These jumpers are for testing purposes only, and must always remain closed.

Figure A-1 shows the location of the jumpers.




Bild A-1 Location of the Jumpers on the Adapter Casing

- 2. Set the CPU mode switch to the STOP position.
- 3. Set the standby switch on the power supply module to the \bigcirc position (0 V output voltages).
- 4. Follow the directions in the "S7-400 and M7-400 Installation and Hardware" Manual for inserting modules in a rack.

Setting the

Installing the

a Rack

Adapter Casing in

Set the address on the S5 module.

A.3 Inserting S5 Modules in the Adapter Casing

Procedure

Proceed as follows to insert an S5 module in the adapter casing:

1. Set an interrupt circuit on the module, which sets the destination CPU for interrupts (in the case of interrupt-generating modules only).

Interrupt Circuit	Corresponds to Destination CPU
/INT A	CPU 1
/INT B	CPU 2
/INT C	CPU 3
/INT D	CPU 4

- 2. Unscrew and remove the interlocking plate on the adapter casing.
- 3. Insert the module in the adapter casing's guide tracks and push. The rear plug connectors snap into the adapter casing's socket connectors.
- 4. Screw the interlocking plate back into place.
- 5. On S5 modules with locking knob, push the knob in and turn it so that the knob slot is vertical.




Figure A-2 shows how to insert an S5 module into the adapter casing.

Bild A-2 Inserting an S5 Module into the Adapter Casing

A.4 Interrupt Processing

Introductory Remarks	The adapter casing converts S5 interrupts into S7 interrupt functions and in- terrupt signals.		
Interrupt Routing	All of the S5 module's interrupts are forwarded as (S7) process interrupts. The interrupts are routed as follows:		
	S5 Interrupt Circuit	S7 Interrupt Circuit	
	/INT A	/I1	
	/INT B	/I2	
	/INT C	/I3	
	/INT D	/I4	
Interrupt During Active OD	No new interrupts are generated while OD (OUTPUT DISABLE) is active (for instance when the CPU is at STOP). Interrupts which were already pend- ing are serviced. The falling edge of the OD signal resets the S7-specific in- terrupt functions.		
	Whether or not the S7-specific interrupt is edge of the OD signal depends on the S5 manuals). In the case of S5 modules in w nal does not reset an interrupt, a new inter	module (please refer to the relevant which the falling edge of the OD sig-	
Ascertaining the Interrupt- Generating Module	When an S5 module in the adapter casing generates an interrupt, the logical address of that module in entered in the interrupt OB's local data area.		
Acknowledging an Interrupt	An interrupt is acknowledged in the usua systems (refer to the Manual or the Produ CPU automatically carries out the S7-spe	act Information for details). The	

A.5 Technical Specifications

Dimensions and Weight		Maximum Current Carrying Capacity	
Dimensions W×H×D	50mm×290mm×210 mm (1.96 in. x 11.41 in. x 8.26 in.)	The maximum power which may be drawn from the adapter casing is as follows: • From the system voltage 3 A	
Weight	Approx. 300 g	 From the auxiliary voltage 0.5 A 	
Voltages and Currents		• From the battery voltage 0.5 mA	
System voltage ¹⁾	5 V DC	¹⁾ Is looped through from the S7-400 power supply	
Rated voltage	5.1 V DC	is toped unough from the 57-400 power suppry	
• Range	4.75 V to 5.25 V DC		
Auxiliary voltage 1)			
Rated voltage	24 V DC		
• Range	18 V to 32 V DC		
Battery voltage ¹⁾			
Rated voltage	3.4 V DC		
• Range	2.75 V to 4.4 V DC		

Addressing S5 Modules (Adapter Casing and IM 463-2)



In this Chapter

This chapter describes

- how to address S5 modules inserted in the adapter casing, and
- how to address S5 modules connected via the IM 463-2.

Section	Contents	Page
B.1	Addressing S5 Modules	B-2

B.1 Addressing S5 Modules

Introductory	There are two ways of using an IP xxx S5 module in the S7-400:				
Remarks	• By installing it in the adapter casing in the S7 central rack				
		ansion rack and connecting the S5 module via the module in the S7 central rack and the IM 314 interface pansion rack.			
Addressing	In order to be able to ac addresses in two differe	ldress an S5 module in the S7-400, you must set ent places:			
	• The address under which the module is to be referenced in the user program and the address set on the module must be entered in STEP 7.				
	• The address of the S switch on the modul	55 module in a permissible S5 address space (address le).			
S7 Address	The address under which the module is to be referenced in the S7-400 must be set under STEP 7. It is not possible to use default addresses.				
	Proceed as follows for an S5 module in the S7-400:				
	– S7 address:	Logical address. The value range depends on the CPU.			
	– S5 address:	Address set on the module. Value range from 0 to 255.			
	– Length:	Size of the address block. Value range from 0 to 128 (in bytes).			
	 Process image subarea: 	Process image subarea specification. Value range: 0 (entire process image) 1 to 8 (process image subarea)			
	– Area:	Value range P, Q, IM3, IM4.			

S5 Address Areas	S5 modules in the S7-400 may be addressed in the following addressing areas:
	• I/O area (P area)
	• Extended I/O area (Q, IM3, IM4)
	• Page area
I/O Area	A PESP signal (that is, a memory I/O select signal) is generated in the P area only when S5 modules are interfaced to the system via the adapter casing. The signal is forwarded to the S5 module. No PESP signal is generated for the Q, IM3 or IM4 areas.
	When the S5 modules are interfaced via the IM 463-2, the PESP signal is generated by the IM 314 in the S5 expansion unit (for the selected P, Q, IM3 or IM4 area).
	This corresponds to the 256-byte I/O area as defined for SIMATIC S5. The S5 address of the module in these areas is set on the module using jumpers or switches. Please refer to the relevant manual for the correct setting.
	For modules which reserve input and output areas, an entry must be made under STEP 7 for each area.
Page Area	In order to operate an S5 module with page addressing, you need the revised standard function blocks (S7 functions). These standard function blocks call special system functions which emulate the S5 page commands. These standard function blocks can be linked into your application program.
	Even in the case of page addressing, you must assign a logical address. This logical address is entered in the interrupt OB's local data area as start information.
	Under STEP 7, you must assign an S7 address and an S5 address in the input area with length 0. You may not assign an address for this module in the output area.
	Note
	When using S5 modules in your S7-400, you must observe the following carefully when setting the module addresses:
	 No two S7 addresses may be the same.
	 No two S5 addresses may be the same in any given area (P, Q, IM3, IM4).

 Even when an S5 module has an address area with a length of 0, its address may not lie within the address area of another S5 module.

Example of Addressing in the Page Area	The CPU and an IP (an IP being an intelligent I/O module) interchange data via the S5 bus interface and a 2 Kbyte dual-port RAM which is divided into two "pages".			
	The addressing area in which the pages are located is set at the factory. You need only set the page number for the first page on the module.			
	A module's two pages always reserve two consecutive numbers. The IP thus knows the address for the second page automatically.			
	The same addressing area is set for page addressing on each module at the factory.			
	When you configure your hardware with STEP 7, you must enter the following parameters in the input area:			
	_	S7 address:	Logical address	
	_	S5 address:	0 (value range from 0 to 255, may not appear more than once in the specified area)	
	_	Length:	0	
	_	Process image subarea:	0	
	_	Area:	P (value range P, Q, IM3, IM4)	
Example for Addressing in the P Area	An IPxxx requires 32 addresses in order to pass the required parameters. Only the start address of the module need be set. The next 31 addresses are reserved by an internal decoding procedure, and are then no longer available for other modules. The addresses can be set in increments of 32.			
	A module's input and output addresses (S5 and S7) must be identical. This is a prerequisite which must be observed to ensure proper use of the standard function blocks.			
	When you configure your hardware with STEP 7, you must enter the follow- ing parameters in the input and output areas:			
	_	S7 address:	Must be a logical address equal to or greater than 512 (which you can use in your application program to reference the module)	
	_	S5 address:	Same as on the module	
	_	Length:	32 bytes	
	-	Process image subarea:	0	
	-	Area:	Depends on the area set on the module or IM 314 (P, Q, IM3 or IM4)	
	The address of the IP 244 may not lie within the process image. There are two ways to ensure this:			
	• Set an S7 address equal to or greater than 512			
	• Select a process image subarea value equal to or greater than 0			

The IP 240 Counter, Position Decoder and Positioning Module

In this Chapter

This chapter describes the counting, position decoding and positioning functions for the IP 240 module, lists their technical specifications and the assignment of the required data blocks, and provides programming examples to show you how to use the functions.

Chapter Overview

Section	Contents	Page
C.1	Overview	C-2
C.2	Counting Functions	C-4
C.7	Position Decoding Functions	C-20
C.4	Positioning Functions	C-10
C.5	Differences Between SIMATIC S7 and SIMATIC S5	C-13
C.6	Programming Example for "Counting" Mode	C-14
C.7	Programming Example for "Position decoding" Mode	C-20
C.8	Programming Example for "Positioning" Mode	C-27

C.1 Overview

Introductory Remarks	This addendum supplements Chapters 7, 8 and 10 of the Manual. It describes the standard functions of the IP 240 counter, position decoder and positioning module for the SIMATIC S7-400.		
	The IP 240 counter, position decoder and positioning module can be con- nected via the adapter casing in a SIMATIC S7-400 programmable controller or via the IM 463-2 and IM 314 interface modules in a 185U expansion rack.		
	For this purpose, there are new standard functions which can execute in the S7-400 programmable controller's CPUs.		
Standard Software	The standard functions are provided in the form of a SETUP on a diskette. The SETUP can execute only under Windows 95.		
	When the SETUP executes, it creates a library containing only the standard functions for the IP 240, and a programming example.		
	An on-line Help facility is provided for the standard functions.		
Prerequisite for Initializing the	Before initializing the IP 240, you should make sure that the following pre- requisite has been fulfilled:		
Module	• Be sure that Version 2.0 or a newer version of STEP 7 has been correctly installed on your programming device or PC.		
Installation	All the software (standard functions and examples) can be found on the two 3.5 inch diskettes "Counting and Position Decoding" (FIP240Z) and "Positioning" (FIP240P).		
	Here's how to install the software:		
	1. Insert the diskette in your programming device or PC diskette drive.		
	2. Under Windows 95, start the dialog for installing software by double- clicking on the <i>Software</i> symbol in <i>Control panel</i> .		
	3. Select the diskette drive and the <i>SETUP.EXE</i> file and start the installation procedure.		
	4. Follow the step-by-step directives displayed by the installation program.		

Result:

The software is installed in the following directories on the target drive:


Software	Directory
Counting and position decoding:	
Standard functions:	STEP7_V2\S7LIBS\IP240ZLI
• Examples:	STEP7_V2\EXAMPLES\IP240WEX STEP7_V2\EXAMPLES\IP240ZEX
Positioning:	
Standard functions:	STEP7_V2\S7LIBS\IP240PLI
• Example:	STEP7_V2\EXAMPLES\IP240PEX

Note

If you selected a directory other than STEP 7_V2 when you installed STEP 7, that directory will be entered.

Configuring Before you can configure your system, you must have created a project in which you can store the parameters. You can find additional information on module configuring in your *Standard Software for S7 and M7, STEP 7* User Manual. Only the most important steps are described below.

- 1. Start the SIMATIC Manager and call the configuration table in your project.
- 2. Select a rack and place it at the desired position.
- 3. Open the rack.
- 4. Select the following components in the hardware catalog: SIMATIC 400



Please take all other information needed to configure the hardware from the chapter "Addressing S5 Modules (Adapter Casing and IM 463-2)".

C.2 Counting Functions

Function FC 171 (STRU_DOS)

Introductory	The call, meaning and parameter values for the FC 171 function are de-
Remarks	scribed below.

Calling the Function

Ladder Diagram LAD	Statement List STL
FC 171	CALL FC 171 (
EN ENO	BGAD := ,
BGAD PAFE	KANR := ,
KANR	DBNR := ,
DBNR	DIG := ,
DIG	PRA := ,
PRA	EXTE := ,
EXTE	PAFE :=);

Parameters

The table below provides an overview of the parameters required by the FC 171 function.

Name	Parameter Type	Data Type	Description
BGAD	INPUT	INT	Module address
KANR	INPUT	INT	Channel number
DBNR	INPUT	INT	Data block number
DIG	INPUT	WORD	Assign digital output
PRA	INPUT	WORD	Assign interrupts
EXTE	INPUT	WORD	Control counter enable
PAFE	OUTPUT	BYTE	Error flag byte

Parameter Values

- DBNR: INT = x
 - x: Dependent on the CPU used (number 0 is not permitted)
- EXTE: WORD corresponds to the EXT parameter in S5 (had to be renamed because EXT is a compiler code word).

For all other parameter values, please refer to the Manual (Section 8.3.1, "Configuring Function Block").

Function FC 172 (STEU_DOS)

Introductory The call, meaning and parameter values for the FC 172 function are described below.

Calling the Function

Ladder Diagram LAD	Statement List STL
FC 172	CALL FC 172 (
EN ENO	DBNR := ,
DBNR PAFE	FKT := ,
FKT	PAFE :=);

Parameters The table below provides an overview of the parameters required by the FC 172 function.

Name	Parameter Type	Data Type	Description
DBNR	INPUT	INT	Data block number
FKT	INPUT	INT	Function number
PAFE	OUTPUT	BYTE	Error flag byte

Parameter ValuesDBNR: INT = xx: Dependent on the CPU used (number 0 is not permitted)

For the values of the remaining parameters, please refer to the Manual (Section 8.3.2, "Control Function Block").

Technical Specifications FC 171 and FC 172

The technical specifications for FC 171 and FC 172 are listed below:

	FC 171	FC 172
	-	-
Block number	171	172
Block name	STRU_DOS	STEU_DOS
Version	1.0	1.0
Space reserved in load memory	2.148 bytes	1.628 bytes
Space reserved in work memory	1.830 bytes	1.354 bytes
Space reserved in data area	Data block spec parameter	ified in DBNR
Space reserved in lo- cal data area	24 bytes	10 bytes
System functions called	SFC 24 TEST_DB SFC 36 MSK_FLT SFC 37 DMSK_FLT SFC 38 READ_ERR SFC 47 WAIT	SFC 41 DIS_AIRT SFC 42 EN_AIRT SFC 47 WAIT

Processing Times The processing times shown below apply for the CPU 416-1.

Module	Function	Processing Time
FC 171		12.2 ms
FC 172	Function 1	2.2 ms
	Function 2	2.0 ms
	Function 3	2.2 ms
	Function 4	2.3 ms

C.3 Position Decoding Functions

Function FC 164 (STRU_WEG)

Introductory	The call, meaning and parameter values for the FC 169 function are de-
Remarks	scribed below.

Calling the Function

Ladder Diagram LAD	Statement List STL
FC 169	CALL FC 169 (
EN ENO	BGAD := ,
BGAD PAFE	KANR := ,
KANR	DBNR := ,
DBNR	AFL := ,
AFL	IMP := ,
IMP	DIG1 := ,
DIG1	DIG2 := ,
DIG2	PRA1 := ,
PRA1	PRA2 := ,
PRA2	PAFE :=);

Parameters	The table below provides an overview of the parameters required by the
	FC 169 function.

Name	Parameter Type	Data Type	Description
BGAD	INPUT	INT	Module address
KANR	INPUT	INT	Channel number
DBNR	INPUT	INT	Data block number
AFL	INPUT	INT	Resolution for sensor pulses
IMP	INPUT	INT	Set zero mark monitoring
DIG1	INPUT	WORD	Assign digital output D1
DIG2	INPUT	WORD	Assign digital output D2
PRA1	INPUT	WORD	Assign interrupts
PRA2	INPUT	WORD	Assign interrupts
PAFE	OUTPUT	BYTE	Error flag byte

Parameter Values

DBNR: INT = x

x: Dependent on the CPU used (0 is not permitted)

For the values of the remaining parameters, please refer to the Manual (Section 7.3.1, "Configuring Function Block")

Function FC 170 (STEU_WEG)

IntroductoryThe call, meaning, and parameter values for the FC 165 function are de-
scribed below.

Calling the Function

Ladder Diagram LAD	Statement List STL
FC 170	CALL FC 170 (
EN ENO	DBNR := ,
DBNR PAFE	FKT := ,
FKT	PAFE :=);

Parameters

The table below provides an overview of the parameters required by the FC 170 function.

Name	Parameter Type	Data Type	Description
DBNR	INPUT	INT	Data block number
FKT	INPUT	INT	Function number
PAFE	OUTPUT	BYTE	Error flag byte

 Parameter Values
 DBNR: INT = x

x: Dependent on the CPU used (0 is not permitted)

For the values of all other parameters, please refer to the Manual (Section 7.3.2, "Control Function Block")

	FC 169	FC 170
Block number	169	170
Block name	STRU_WEG	STEU_WEG
Version	1.0	1.0
Space reserved in load memory	2.724 bytes	2.378 bytes
Space reserved in work memory	2.348 bytes	2.028 bytes
Space reserved in data area	Data block specified in the <i>DBNR</i> parameter.	
Space reserved in lo- cal data area	26 bytes	12 bytes
System functions cal- led	SFC 24 TEST_DB SFC 36 MSK_FLT SFC 37 DMSK_FLT SFC 38 READ_ERR SFC 47 WAIT	SFC 41 DIS_AIRT SFC 42 EN_AIRT SFC 47 WAIT

Technical Speci-
fications forThe technical specifications for FC 169 and FC 170 are listed below:FC 169 and FC 170FC 169 and FC 170

Processing Times The specified processing times apply for the CPU 416-1.

Block	Function	Processing Time
FC 169	No track transferred	9.7 ms
	All tracks transferred	10.0 ms
FC 170	Function 1	2.5 ms
	Function 2	2.1 ms
	Function 3	2.1 ms
	Function 4 no track all tracks	3.4 ms 3.8 ms
	Function 5	2.2 ms

C.4 Positioning Functions

Function FC 167 (STRU_POS)

IntroductoryThe call, meaning, and parameter values for the FC 167 function are described below.

Calling the Function

Ladder Diagram LAD	Statement List STL
FC 167	CALL FC 167 (
EN ENO	BGAD := ,
BGAD PAFE	KANR := ,
KANR	DBNR := ,
DBNR	AFL := ,
AFL	IMP := ,
IMP	BCD := ,
BCD	PRA1 := ,
PRA1	PRA2 := ,
PRA2	RUND := ,
RUND	LOSE := ,
LOSE	DAV := ,
DAV	PAFE :=);

Parameters

The table below provides an overview of the parameters required by the FC 165 function.


Name	Parameter Type	Data Type	Description
BGAD	INPUT	INT	Module address
KANR	INPUT	INT	Channel number
DBNR	INPUT	INT	Data block number
AFL	INPUT	INT	Resolution for sensor pulses
IMP	INPUT	INT	Set zero mark monitoring
BCD	INPUT	WORD	Select number formats
PRA1	INPUT	WORD	Assign interrupts
PRA2	INPUT	WORD	Assign interrupts
RUND	INPUT	INT	Select axis type
LOSE	INPUT	INT	Compensation of slackness in gear
DAV	INPUT	INT	Select switching performance of IP outputs
PAFE	OUTPUT	BYTE	Error flag byte

Parameter ValuesDBNR: INT = x
x = Depends on the CPU used (0 is not permitted)For the values of all other parameters, please refer to the Manual
(Section 10.23.2, ""Configuring Function Block"")

Function FC 168 (STEU_POS)

IntroductoryThe call, meaning and parameter value for the FC 168 function are described
below.

Calling the Function



Parameters The table below provides an overview of the parameters required by the FC 168 function.

Name	Parameter Type	Data Type	Description
DBNR	INPUT	INT	Data block number
FKT	INPUT	WORD	Function number
PAFE	OUTPUT	BYTE	Error flag byte

Parameter Values

DBNR: INT = x x: Dependent on the CPU used (number 0 is not permitted)

For the values of the remaining parameters, please refer to the Manual (Section 10.23.3, "Control Function Block ")

Technical Speci-
fications FC 167The technical specifications for FC 167 and FC 168 are listed below:and FC 168

	FC 167	FC 168	Space in local data	24 bytes	12 bytes
Block number	167	168	area		
Block name	STRU_POS	STEU_POS	System functions called	SFC 24 TEST_DB	SFC 41 DIS_AIRT
Version	1.0	1.0		SFC 36	SFC 42
Space reserved in	2.890 bytes	2.118 bytes		MSK_FLT	EN_AIRT
load memory				SFC 37	SFC 47
Space reserved in	2.494 bytes	1.782 bytes		DMSK_FLT	WAIT
work memory			SFC 38 READ ERR		
Space reserved in	pace reserved in Data block specified in DBNR			SFC 47	
data area parameter.			WAIT		
	The data assigned depends on the number of stored positions.				

Processing Times

The processing times shown below apply for the CPU 416–1.

Module	Function	Processing Time
FC 167		14.8 to 130.2 ms The processing time depends on the number of positions to be transferred (0 to 254)
FC 168	Function 1	2.2 ms
	Function 20	2.1 ms
	Function 21	2.2 ms
	Function 22	2.6 ms
	Function 3	2.3 ms
	Function 41/42	up to 2.9 ms
	Function 5	2.4 ms
	Function 6	3.3 ms

C.5 Differences between SIMATIC S7 and SIMATIC S5

Memory Locations of the Data Addresses	As a rule, the following applies for SIMATIC S7: The memory locations of the data addresses are counted byte by byte . The location of an S5 data word (DW n) corresponds to the location DBW (2*n) of the S7 data word.
Format of the Data Blocks	The format of the data blocks has been largely retained. The following points distinguish S7 from S5 (for all modes):
	• With S7, the returned data block number is located in the data word DBW 48 (the number can be greater than one byte). The data byte DBB 47 occupied by the data word number in S5 is occupied by the standard functions and is therefore no longer available.
	• The basic address of the module is returned in the data word DBW 42.


C.6 Programming Example for "Counting" Mode

Prerequisites, Settings, Blocks and Addresses

Overview		pple describes the standard functions for operating the a decoding and positioner module in "Counting"		
	Objectives of the programming example:			
	• The example should form.	show the most important functions in exemplary		
	• It should enable test ity.	ing of the hardware (such as sensors) for functionabil-		
	• The example is there	efore simple and easy to follow.		
	• And it can be expan	ded if desired without a great deal of overhead.		
	process with software a	w to parameterize the module at start-up, the count nd hardware gates, how to transfer a new count start- nterrupt is generated at zero crossing.		
	-	plemented with only a minimum hardware comple- 1 byte for outputs). Essentially, it uses the functions ble".		
Device Configura- tion	The devices listed below the sample program:	w are only some of those which can be used to try out		
	• An S7–400 program CPU)	mable controller system (rack, power supply unit,		
	• An adapter casing			
	• An IP 240 module v	vith suitable sensor		
	• One digital input an	d one digital output module		
	• A programming dev	tice (such as a PG 740)		
	put module when all fur	out both the digital input module and the digital out- nctions are executed with "Monitor/Modify variable". nges in organization block OB 1.		
		0 module, one contact is connected to the CLK termi, and one to the GT terminal as the gate contact.		
	The module must have	a voltage supply of 24 V (X6 connector)		
Settings in the CPU		ses for the adapter casing via STEP 7 (hardware con- ple, the following I/O settings have been assumed:		
	• S7 address:	512,		
	• S5 address:	0 (I/O area: P)		
	• Length:	16 bytes,		
	 Process image subtable: 	0.		

The following interrupt settings are required in the CPU:

- Process interrupt: OB 40,
- Interrupt: I1 (S5 assignment: IA)



- S1: No process interrupts via IB 0
- S2: Interrupt circuit A, I/O area P
- S3: I/O address 0
- S4: Sensor signals asymmetrical
- S5: Sensor signals +24 V (channel 1)
- S6: Sensor signals + 24 V (channel 2)

Blocks

For the programming example, the data block DB 172 "C_data" is used. It has the same format as the corresponding standard data block. The data necessary for the example has also been entered.

The following blocks are used:

Block	Name	Purpose
OB 1	Cycle	Cyclic program processing
OB 40	Interrupt	Interrupt processing
OB 100	Start-up	Start-up processing for restart
DB 172	C_data	Data block for counting
FC 171	STRU_DOS	Configuring block
FC 172	STEU_DOS	Control block

Addresses The inputs and outputs are mapped onto memory bits at the beginning and end of OB 1. Within the test program, only the memory bits are used.

Signal	Memory Bit	Description
I 3.0	M 170.0	Start/stop counting
I 3.1	M 170.1	Write count starting value
I 3.2	M 170.2	Disable/enable interrupts
I 3.3	M 170.3	Delete interrupt display
I 3.4	_	Unassigned
I 3.5	_	Unassigned
I 3.6	_	Unassigned
I 3.7	_	Unassigned

Signal	Memory Bit	Description
Q 3.0	M 171.0	Counting has been enabled
Q 3.1	M 171.1	-
Q 3.2	M 171.2	Interrupts have been enabled
Q 3.3	M 171.3	Interrupt marker
Q 3.4	_	Unassigned
Q 3.5	_	Unassigned
Q 3.6	-	Unassigned
Q 3.7	M 171.7	Error has occurred

The following memory areas are also occupied:

Bit Memory Address Area	Description
MB 172	Edge memory bit
MB 173	Error memory bit
MB 174 to MB 179	Error bytes of the PAFE parameter

Start-up Program and Error Responses

Start-up Program	The start-up program is located in OB 100. When OB 100 has been pro- cessed, you can check the following entries with "Monitor/Modify variable":	
	• DB 172.DBB 2 to DBB 7:	Product code of the module
	• DB 172.DBB 8 to DBB 13:	Firmware version
	• DB 172.DBB 14 and DBB 15:	Hardware version
	• DB 172.DBB 46:	B#16#02 ("Counting" mode)
	• DB 172.DBW 48:	Data block number
	• DB 172.DBW 52:	Basic address of the module
	The actual value	
	• DB 172.DBD 60:	(BCD-coded) or
	• DB 172.DBD 64:	(binary-coded)
	is the count starting value, which is tra block is started up.	insferred to the module when the data
	If all inputs show the signal state '0', 1	no output may be activated.
Responses to errors	If an error or fault occurs during execution of the start-up program, the cyclic block calls are no longer processed; the error memory bit.	
	After every block call in the cyclic pro an error occurs (BR = '0'), which in tu be signalled at output Q3.7 (M 171.7).	
	In the case of a group error message, t block call has caused the error. A prec found in the corresponding PAFE byte block (see the IP 240 Manual, Section and 8.3.2 "Control Function Block").	ise description of the error can be and in the error words of the data

Cyclic Program

General Remarks	The cyclic program is located in OB 1.
	At the beginning of the program, the inputs are mapped to memory bits which are then used in the rest of the program. At the end of the program, control memory bits are transferred to the outputs and displayed.
Reading the Actual Value, End Value and Status Bits	The FC 172 function is called absolutely with the function 1; this means that it is always processed and reads the actual value, the end value and the status bits in every program cycle.
	The end value is not calculated until the first count process has been com- pleted (see below).
Starting and Stopping Counting	With positive edge at input I 3.0 (M 170.0), the control bit STRT is set and the FC 172 function is called with function 2 (write control bits). Now the IP 240 records the count pulses: the actual value is counted downward, beginning at the count starting value which was preset at start-up. The released counting is displayed at output Q3.0 (M 171.0).
	With negative edge at input I 3.0 (M 170.0), the control bit STRT is reset and written to the module. Now the counting is completed: the actual value reached is stored as the end value. When the count process is started again, the counting begins again at the count starting value.
Counting with the Hardware Gate	The count process was previously influenced by the software through the control bit STRT. You can also influence the count process with the gate contact by specifying the value W#16#0001 as the EXTE parameter of the FC 171 function during structuring and restart the CPU.
	The count process with hardware gate is executed in the same way as the one previously described.
Transferring the Count Starting Value	With positive edge at input I 3.0 (M 170.1), you can specify a new count starting value. Set the count starting value to the number you require in the data block DB 172.DBD 68 (for example, with "Monitor/Modify variable") and activate the input.
	The new count starting value is transferred to the module (call FC 172 with function 4) and comes into effect the next time a count process is started.

Interrupt Program

Interrupt Block	The interrupt program is located in the organization block OB 40.
Enabling Interrupts	In the start-up program, the module is structured such that when the actual value passes through zero (PRA = $W#16#0001$) an interrupt is generated. Interrupt generation is initially blocked (control bit AMSK = '1').
	In the cyclic program, positive edge at input I 3.2 (M 170.2) causes the con- trol bit AMSK to be reset and transferred to the module (FC 172 with func- tion 2). Now an interrupt is generated when the actual value crosses zero. The enable of interrupt generation is signalled at output Q 3.2 (M 171.2).
	The interrupt enable is canceled through transfer of the control bit AMSK to the module with negative edge at input I 3.2 (M 170.2).
Acknowledging Interrupts	In the interrupt program, the FC 172 function is called by means of function 3 (read interrupt request bytes). The interrupt request bytes are transferred from the module to the data block. These contain the cause of the interrupt (for example, interrupt generation at zero crossing on channel 1: DB 172.DBX 40.0 is set). When an interrupt is generated in this way, the memory bit M 71.3 is set, which then causes the interrupt to be signalled via output Q 3.3 in the cyclic program.
	In the cyclic program you can delete the interrupt display again with positive edge at input I 3.3 (M 171.3).


C.7 Programming Example for "Position Decoding" Mode

Prerequisites, Settings, Blocks and Addresses

Overview	The programming example describes the standard functions for operating the IP 240 counter, position decoder and positioning module in "Position decod- ing" mode.			
	Objectives of the programming example:			
	• The example should form.	show the most important functions in exemplary		
	• It should enable testing of the hardware (such as sensors) for functionability.			
	• The example is therefore simple and easy to follow.			
	• And it can be expand	ded if desired without a great deal of overhead.		
	The example shows how to parameterize the module at start-up, how to force the reference bits and the digital outputs via the tracks, how to preset new track limits and zero displacement, and how an interrupt is generated when a track is reached.The example can be realized with only a minimum hardware complement (1 byte for inputs, 1 byte for outputs). Essentially, it uses "Monitor/Modify variable".			
Device Configuration	The devices listed below are only some of those which can be used to try out the sample program:			
	• An S7-400 programmable controller system (rack, power supply unit, CPU)			
	• An adapter casing			
	• An IP 240 module with suitable sensor			
	• One digital input and one digital output module			
	• A programming device (such as a PG 740)			
	It is possible to do without both the digital input module and the digital out- put module when all functions are executed with "Monitor/Modify variable". This would require changes in organization block OB 1.			
	As sensor for the IP 240 module, an angular encoder is connected to channel 1 of the module.			
	The module must have a voltage supply of 24 V (X6 connector)			
Settings in the CPU		ses for the adapter casing via STEP 7 (hardware con- ng I/O settings have been assumed:		
	• S7 address:	512,		
	• S5 address:	0 (I/O area: P)		
	• Length:	16 bytes		
	• Process image subtable:	0.		

The following interrupt settings are required in the CPU:

- Process interrupt: OB 40,
- Interrupt I1 (S5 assignment: IA).



- S1: No process interrupts via IB 0
- S2: Interrupt circuit A, I/O area P
- S3: I/O address 0
- S4: Sensor signals symmetrical
- S5: Sensor signals +5 V (channel 1)
- S6: Sensor signals + 5 V (channel 2)

Blocks

For the programming example, the data block DB 170 "PD_data" is used. It has the same format as the corresponding standard data block. The data necessary for the example has also been entered.

The following blocks are used:

Block	Name	Purpose
OB 1	Cycle	Cyclic program scanning
OB 40	Interrupt	Interrupt processing
OB 100	Start-up	Cold restart processing
DB 170	PD_data	Data block for position decoding
FC 169	STRU_WEG	Structure block
FC 170	STEU_WEG	Control block

Addresses The inputs and outputs are mapped onto memory bits at the beginning and end of OB 1. Within the test program, only the memory bits are used.

Signal	Memory Bit	Description
I 2.0	M 180.0	Write track limits
I 2.1	M 180.1	Write zero displacement
I 2.2	M 180.2	Disable/enable interrupts
I 2.3	M 180.3	Delete interrupt display
I 2.4	-	Unassigned
I 2.5	-	Unassigned
I 2.6	-	Unassigned
I 2.7	_	Unassigned

Signal	Memory Bit	Description
Q 2.0	M 181.0	Write track limits
Q 2.1	M 181.1	-
Q 2.2	M 181.2	Interrupts have been enabled
Q 2.3	M 181.3	Interrupt display
Q 2.4	_	Unassigned
Q 2.5	-	Unassigned
Q 2.6	-	Unassigned
Q 2.7	M 181.7	Error has occurred

The following memory areas are also occupied:

Bit Memory Address Area	Description
MB 182	Edge memory bit
MB 182	Error memory bit
MB 184 bis MB 189	Error bytes of the PAFE parameter

Start-up Program and Error Responses

Start-up Program	The start-up program is in OB 100. When OB 100 has been processed, you can check the following entries with "Monitor/Modify variable":	
	• DB 170.DBB 2 to DBB 7:	Product code of the module
	• DB 170.DBB 8 to DBB 13:	Firmware version
	• DB 170.DBB 14 and DBB 15:	Hardware version
	• DB 170.DBB 46:	B#16#01 ("Position decoding" mode)
	• DB 170.DBW 48:	Data block number
	• DB 170.DBW 52:	Basic address of the module
	The actual value	
	• DB 170.DBD 60:	(BCD-coded) or
	• DB 170.DBD 64:	(binary-coded)
	is zero.	
	If all inputs show the signal state '0'	, no output may be activated.
Responses to Errors	If an error or fault occurs during execution of the start-up program, the cycl block calls are no longer processed; the error memory bit is set.	
		program, an error is flagged when an en causes a group error message to be
	block call has caused the error. A pro- found in the corresponding PAFE by	te and in the error words of the data ons 7.3.1 "Configuring Function Block"

Cyclic Program

General Remarks The cyclic program is in OB 1.			
	At the beginning of the program, the inputs are mapped to memory bits which are then used in the rest of the program. At the end of the program, the control memory bits are transferred to the outputs and displayed.		
Reading the Actual Value and Status Bits	The FC 170 function is called absolutely with function 1; this means that it is always processed and reads the actual value and the status bits in every program cycle.		
Setting the Reference Bits	The actual value changes according to the sensor pulses. If the actual value runs into a configured track, the reference bit REFx belonging to the track is set. This can be monitored with "Monitor/Modify variable".		
	• DB 170.DBD 60	Actual value	
	• DB 170.DBX 39.0	Sign of the actual value	
	• DB 170.DBX 38.0	REF1,	
	• DB 170.DBX 38.2	REF3.	
	The hysteresis is not taken into account when the reference bits are set.		
Writing New Track Limits	You can define new limit values for the tracks that were configured at start-up. Change the track limits in the data block		
	• DB 170.DBD 68	Start value, track 1	
	• DB 170.DBD 72	End value, track 1	
	• DB 170.DBD 84	Start value, track 3	
	• DB 170.DBD 88	End value, track 3	
	and transfer the values with the input I 2.0 (M 180.0). Now the reference bits are controlled according to the new track limits.		
Writing Zero	To change the zero displacement, set	the desired value in the data block	
Displacement	• DB 170.DBD 132	Zero displacement	
	-	ith the input I 2.1 (M 180.1). The zero actual value (a negative value can also	

Setting DigitalThe LEDs in the front panel allow you to observe the setting of the digital
outputsOutputsDigital
outputs D1 and D2 on the module.With the DIG1 and DIG2 account of EG 160 account of EG 160

With the DIG1 and DIG2 parameters of FC 169, you determine at what point the module is to set the digital outputs. The digital outputs are released through the control bits:

•	DB 170.DBX 34.0	DA1S = TRUE,
•	DB 170.DBX 34.1	DA1F = FALSE,
•	DB 170.DBX 34.2	DA2S = TRUE,
٠	DB 170.DBX 34.3	DA2F = FALSE.

You can use the input I 2.3 (M 180.3) to transfer the control bits (this input actually enables the interrupts, but if you deactivate it again immediately, the control bits will be transferred with the interrupts still disabled).

If the actual value now runs into a configured track, the digital outputs will be set (D1 with track 1 and D2 with track 3). When the value leaves the track via the same limit as when it entered it (change of direction within a track), the hysteresis is taken into account when the digital outputs are deactivated.

You set the hysteresis

• DB 170.DBB 45

Hysteresis

during start-up with FC 169.

Interrupt Program

Interrupt Block	The interrupt program is located in the organization block OB 40.
Enabling Interrupts	In the start-up program, the module is structured such that when tracks 1 or 3 are reached (PRA = $W#16#0005$) an interrupt is generated. Interrupt generation is initially blocked (control bit AMSK = '1').
	In the cyclic program, a positive edge at input I 2.2 (M 180.2) causes the control bit AMSK to be reset and transferred to the module (FC 170 with function 2). Now an interrupt is generated when one of the tracks 1 and 3 is reached. The enable of interrupt generation is signalled at output Q 2.2 (M 181.2).
	The interrupt enable is canceled through transfer of the control bit AMSK to the module with negative edge at input I 2.2 (M 180.2).
Acknowledging Interrupts	In the interrupt program, the FC 170 function is called by means of function 3 (read interrupt request bytes). The interrupt request bytes are transferred from the module to the data block. These contain the cause of the interrupt (for example, interrupt generation when track 1 is reached: DB 170.DBX 40.0 is set). When an interrupt is generated in this way, the memory bit M 181.3 is set, which then causes the interrupt to be signalled via output Q 2.3 in the cyclic program.
	In the cyclic program you can delete the interrupt display again with positive edge at input I 2.3 (M 181.3).


C.8 Programming Example for "Positioning" Mode

Prerequisites, Settings, Blocks and Addresses

Overview	The programming example describes the standard functions for operating the IP 240 counter, position decoder and positioning module in "Positioning" mode.		
	Objectives of the programming example:		
	• The example should show the most important functions in exemplary form.		
	• It should enable testing of the hardware (such as sensors) for functionability.		
	• The example is there	efore simple and easy to follow.	
	• And it can be expand	ded if desired without a great deal of overhead.	
	the actual value, dynami tion, approaching a new terrupt is generated whe The example can be real	v to parameterize the module at start-up, how to read ic specification of a function (software synchroniza- position, new clearance values etc.) and how an in- on a clearance value is reached. lized with only a minimum hardware complement (1 or outputs). Essentially, it uses "Monitor/Modify vari-	
Device Configuration	The devices listed below the sample program:	v are only some of those which can be used to try out	
	• An S7-400 programmable controller system (rack, power supply unit, CPU)		
	• An adapter casing		
	• An IP 240 module with suitable sensor		
	• One digital input and one digital output module		
	• A programming device (such as a PG 740)		
	It is possible to do without both the digital input module and the digital out- put module when all functions are executed with "Monitor/Modify variable". This would require changes in organization block OB 1.		
	As sensor for the IP 240 1 of the module.	module, an angular encoder is connected to channel	
	The module must have a	a voltage supply of 24 V (X6 connector)	
Settings in the CPU		ses for the adapter casing via STEP 7 (hardware con- ng I/O settings have been assumed:	
	• S7 address:	512,	
	• S5 address:	0 (I/O area: P)	
	• Length:	16 bytes	
	• Process image subtable:	0.	

The following interrupt settings are required in the CPU:

- Process interrupt: OB 40,
- Interrupt I1 (S5 assignment: IA).



- S1: No process interrupts via IB 0
- S2: Interrupt circuit A, I/O area P
- S3: I/O address 0
- S4: Sensor signals symmetrical
- S5: Sensor signals +5 V (channel 1)
- S6: Sensor signals + 5 V (channel 2)

Blocks

For the programming example, the data block DB 168 "P_data" is used. It has the same format as the corresponding standard data block. The data necessary for the example has also been entered.

The following blocks are used:

Block	Name	Purpose
OB 1	Cycle	Cyclic program scanning
OB 40	Interrupt	Interrupt processing
OB 100	Start-up	Cold restart processing
DB 170	P_data	Data block for positioning
FC 169	STRU_WEG	Structure block
FC 170	STEU_WEG	Control block

Addresses The inputs and outputs a and of OP 1. Within the

The inputs and outputs are mapped onto memory bits at the beginning and end of OB 1. Within the test program, only the memory bits are used.

Addresses The inputs and outputs are mapped onto memory bits at the beginning and end of OB 1. Within the test program, only the memory bits are used.

Signal	Memory Bit	Description	
I 2.0	M 180.0	Execute function	
I 2.1	M 180.1	Write zero displacement	
I 2.2	M 180.2	Disable/enable interrupts	
I 2.3	M 180.3	Delete interrupt display	
I 2.4	-	Unassigned	
I 2.5	-	Unassigned	
I 2.6	-	Unassigned	
I 2.7	_	Unassigned	

Signal	Memory Bit	Description
Q 2.0	M 181.0	Execute function
Q 2.1	M 181.1	-
Q 2.2	M 181.2	Interrupts have been enabled
Q 2.3	M 181.3	Interrupt display
Q 2.4	-	Unassigned
Q 2.5	-	Unassigned
Q 2.6	-	Unassigned
Q 2.7	M 181.7	Error has occurred

The following memory areas are also occupied:

Bit Memory Address Area	Description
MB 182	Edge memory bit
MB 182	Error memory bit
MB 184 bis MB 189	Error bytes of the PAFE parameter

Start-up Program and Error Responses

Start-up Program	The start-up program is in OB 100. can check the following entries with	When OB 100 has been processed, you "Monitor/Modify variable":
	• DB 170.DBB 2 to DBB 7:	Product code of the module
	• DB 170.DBB 8 to DBB 13:	Firmware version
	• DB 170.DBB 14 and DBB 15:	Hardware version
	• DB 170.DBB 46:	B#16#041 ("Positioning" mode)
	• DB 170.DBW 48:	Data block number
	• DB 170.DBW 52:	Basic address of the module
	The actual value	
	• DB 170.DBD 60:	Actual value (BCD-coded or binary-coded, depending on how the BCD parameter is assigned)
	is the value of the zero displacen	ient.
	• The returned position number	
	DB 168.DBW 56	Number of position to be approached
	is the value W#16#00FF (no pos	ition selected).
	If all inputs show the signal state '0'	, no output may be activated.
Responses to Errors	If an error or fault occurs during exe block calls are no longer processed;	cution of the start-up program, the cyclic the error memory bit is set.
	• • • •	rogram, an error is flagged when an n causes a group error message to be
	In the case of a group error message block call has caused the error. A pro- found in the corresponding PAFE by block (see the IP 240 Manual, Section Block" and 10.23.2 "Control Function	te and in the error words of the data ons 10.23.1 "Configuring Function

Cyclic Program

General Remarks	The cyclic program is in OB 1.		
	At the beginning of the program, the i which are then used in the rest of the p control memory bits are transferred to	program. At the end of the program, the	
Reading the Actual Value, End Value, Position Number and Status Bits	The FC 168 function is called absolute that it is always processed and reads to tion number and the status bits in ever	he actual value, the end value, the posi-	
Specifying a Function	The example is structured such that by you can transfer any function to the m		
	Proceed as follows:		
	1. Enter, for example with "Monitor/Modify variable", the appropriate data in the data block (see below).		
	2. Specify the desired function in the data word DBW 38.		
	3. Transfer the function by briefly activating the input I 1.0.		
	In the event of an error, the group error message Q 1.7 is set. If, for example, values with an invalid range are transferred, the module returns a corresponding error in the data word DBW 20 (MB 196 then shows B#16#01).		
Synchronization	Before any positioning can occur, the synchronized. We use software synchronized and the synchronized synchro	•	
	Through transfer of the corresponding control bits		
	• DB 168.DBX 72.5	SOSY = TRUE,	
	• DB 168.DBW 38	FUNCTION = B#(20,0)	
	with the input I 1.0 (M 190.0), the acturnsferred zero displacement.	ual value is set to the value of the last	
	The control bit SOSV should be reset	so that synchronization is not repeated	

The control bit SOSY should be reset so that synchronization is not repeated the next time the control bits are transferred.

Specifying a Position	With the control word		
	• DB 168.DBW 38	FUNCTION = B#(21,1)	
	and brief activation of the input I 1. approaching.	0 (M190.0), position 1 is specified for	
	The status bits now show the traver the reaching of the clearance values	sing direction to the position as well as	
	• DB 168.DBX 59.1	RICH,	
	• DB 168.DBX 59.2	BEE1,	
	• DB 168.DBX 59.3	BEE2,	
	• DB 168.DBX 59.4	BEE3,	
	• DB 168.DBW 56	W#16#0001 (returned position number).	
	With the control word		
	• DB 168.DBW 38	FUNCTION = B#(21,2)	
		0 (M190.0), position 2 is specified for sss for position 2 is as described above.	
Writing Zero Displacement	-	can transfer a new zero displacement to ired value to the data block beforehand:	
	• DB 168.DBD 92	Zero displacement	
	The zero displacement is added to t	he current actual value.	
Writing Clearance Values	The clearance values around a position.	tion can be modified during cyclic opera-	
	• DB 168.DBD 100	BEE1,	
	• DB 168.DBD 104	BEE2,	
	• DB 168.DBD 108	BEE3,	
	• DB 168.DBW 38	FUNCTION = B#(6,0).	
	With brief activation of the input I are taken over by the module.	1.0 (M190.0), the new clearance values	

are taken over by the module.

Setting DigitalThe LEDs in the front panel allow you to observe the setting of the digital
outputsOutputsoutputs D1 and D2 on the module.

With the DAV parameter of FC 167, you define the behavior of the digital outputs of the module at start-up (for example, DAV = 0; outputs control the traversing speed with separate activation according to D1 = rapid speed and D2 = creep speed). You define the release of the digital outputs with the control bits:

• DB 168.DBX 72.0	FREE = TRUE,
• DB 168.DBX 72.1	MANUAL = FALSE,
• DB 168.DBW 38	FUNCTION = B#(20,0).

With brief activation of the input I 1.0 (M 190.0), the control bits are transferred to the module and become effective immediately. The digital outputs are set for the duration of the positioning process.

With the control word

• DB 168.DBW 38

FUNCTION = B#(20,1)

and by activating the input I 1.0 (M 190.0), the digital outputs are reset regardless of the positioning process.

Interrupt Program

Interrupt Block	The interrupt program is located in the organization block OB 40.
Enabling Interrupts	In the start-up program, the module is structured such that when the clear- ance value BEE1 is reached (PRA1 = W#16#0001) an interrupt is generated. Interrupt generation is initially blocked (control bit AMSK = '1').
	In the cyclic program, a positive edge at input I 1.2 (M 190.2) causes the control bit AMSK to be reset and transferred to the module (FC 168 with function $B\#(20,0)$). Now an interrupt is generated when the clearance value BEE1 is reached. The enable of interrupt generation is signalled at output Q 1.2 (M 191.2).
	The interrupt enable is canceled through transfer of the control bit AMSK to the module with negative edge at input I 1.2 (M 190.2).
Acknowledging Interrupts	In the interrupt program, the FC 168 function is called by means of function 3,0 (read interrupt request bytes). The interrupt request bytes are transferred from the module to the data block. These contain the cause of the interrupt (for example, interrupt generation when the clearance value BEE1 is reached: DB 168.DBX 41.2 is set). When an interrupt is generated in this way, the memory bit M 191.3 is set, which then causes the interrupt to be signalled via output Q 1.3 in the cyclic program.
	In the cyclic program you can delete the interrupt display again with positive edge at input I 1.3 (M 191.3).

Index

Index

Α

ABIT Actual value - acquisition - change - fluctuations - generation - range - reading Adapter casing - Order No. ADD Additional time Address - absolute - range - setting - space - switch Adjustment AERK AFL AFRT Air temperature AKTV AMSK ANF Asymmetrical signal - timing requirements Axis type

В

Backlash - compensation

Base connector Base time BASP Command output inhibit Battery check 7-15, 10-36, 10-85, 10-86, 10-88 7-3, 8-3, 10-23, 10-28. 10-57. 10-61. 10-76, 10-79 7-17, 7-26, 10-26 10-70 7-9 10-23 7-2, 7-15, 10-6, 10-14, 10-23, 10-24 11-10, 11-14 4-1 2-8 10-27, 10-68, 10-82 12-4 ... 12-6 10-12 10-37, 10-76, 10-78, 11-1 7-18, 7-19, 8-7, 8-8, 10-86 3-1 3-1, 10-37, 11-1 3-1 7-17 11-2, 11-3 10-24, 10-85, 10-86 11-2, 11-3, 11-5, 11-7 2-1 8-4, 8-5, 8-14, 11-14 7-14, 7-26, 8-6, 8-14, 11-13, 11-16 7-4, 7-8, 7-29, 8-1, 8-2, 8-4, 8-16 13-4 10-6, 10-7, 10-14, 10-16, 10-86

BCD

10-8, 10-9, 10-21 10-23, 10-38, 10-43, 10-63, 10-70, 10-71,10-86 4-4, 4-6 12-4, 12-6 6-5

- numbers 10-10 - representation 10-11 BE1 10-77 BE2 10-77 BE3 10-77 BER 7-18, 7-21, 8-7, 8-9, 10-85, 10-86, 10-88 BERO proximity switch 2-2, 2-3, 4-7 - 3-wire 4-7, 13-5, 13-7 - 4-wire 4-7, 13-5, 13-7 BGAD 7-18, 7-19, 10-85,10-86 Binary input 2-2.2-3 - GT 13-1, 13-7 - IN 13-1, 13-5 Binary number 10-10, 10-11 Binary representation 10-10 Bit combination 10-49, 10-78 - valid 10-55 Bit number 14-1 Block - boundary 10-36 6-4, 7-22, 7-24, 8-10, - length 8-12, 9-6, 10-89, 10-93 - name 7-22, 7-24, 8-10, 8-12, 9-6 С 2-3 Capacitance per unit length Central controller 4-1, 4-2 Channel 1 - processing 12-1 Channel 2 - processing 12-1 Channel number 6-7, 7-19, 8-8, 10-86, 14-2 Circuit 2-1 Circular connector 4-11 2-3, 2-5, 4-5, 5-7, CLK 13-7 Clock pulse 8-1, 8-5 Clock signal 2-4, 4-5 Closed-loop control module 9-1, 9-4 Coding switch 3-1, 5-1, 5-7, 13-1, 13-5, 13-7 Combination of status bits 10-71 Command output inhibit (BASP) 4-6, 5-6

Index

10-85, 10-86

Communication	11-2	Control bit	8-14, 10-55, 10-76,
- cycle	11-2, 11-7		10-80, 11-4, 11-16,
- errors	6-6, 7-25, 8-13, 9-7,		14-2
	10-36, 14-1, 14-3,	- ADD	10-69
	14-6	- AMSK	10-36, 10-40, 10-80
- error flags	6-6	- DA1S	10-39, 10-40, 10-54,
- resetting	11-8, 11-9		10-55, 10-80
- start	1-5, 11-8	- DA2S	10-39, 10-40, 10-54,
Compensation	10-8, 10-21, 10-43		10-55, 10-80
- backlash	10-86	 distance values 	10-82
Configuring	10-2, 10-10, 10-61,	- FREI	10-39, 10-40, 10-45,
	10-85		10-54, 10-55, 10-80,
- options	10-1, 10-17, 10-54	- HAND	10-39, 10-40, 10-54,
- run	10-90		10-80
Configuring FB Configuring		- HASY	10-39, 10-40, 10-45,
function block			10-80
Configuring function block	6-3, 10-85	- SOSY	10-40, 10-45, 10-46,
- FB 169	7-18		10-80
- FB 171	8-7	- transfer	10-56
- FB 173	9-5	- write	11-13, 11-16
Configuring parameter	6-7, 10-14, 14-2, 14-3	- ZYSY	10-40, 10-47, 10-80
- ABIT	10-36	Control FB Control function	
- AFL	10-25	block	
- BCD/x	10-14	Controlled positioning	10-2, 10-3
- BCD/y	10-14	Count	8-3, 10-16
- LOSE	10-21	- enable	8-8, 8-9
- SYNC	7-16, 7-26, 10-47,	- value	10-15, 10-23, 13-1
	10-58, 11-10, 11-11	Counter	10-24
Connecting cable	4-11	- chips	12-1
Connection		Counting	8-5, 10-48
- schematic	4-11	- cycle	12-2
- terminal/pin assignments	4-5, 4-6	- direction	7-1, 7-2, 10-23, 13-1
Connector	2-4, 2-8, 4-4, 4-8,	- input CLK	13-1, 13-7
	4-10	- pulse	4-5, 6-1, 8-1, 8-14
- layout	4-4	Counting range	8-1
- pin assignments	4-5	- overrange	7-21, 7-26, 8-5, 8-14,
Contents		C C	8-15
- data block	10-12, 10-13, 10-76	CPU	
- data word	10-77	- slot	5-2
- transfer buffer	11-10	- starting	6-5
Control		- STOP	6-5
- byte	10-40	Creep speed	10-54
- function block	8-1, 8-3, 8-11, 9-3,	Cross-section	4-4
	6-3, 6-4, 7-13, 7-23,	Current	4-7
	10-90	- consumption	2-2
- IP output	8-3, 10-54	Cut-off point	10-2
- PLC output	10-56	Cut-off voltage	2-6
- options	10-37	Cycle	7-2, 7-4, 7-5, 7-9,
- statement	6-4, 7-13, 7-23, 8-1,	-	7-13, 8-2, 8-5
	8-3, 8-11	- time	7-9, 7-21, 10-48,
Control bit	4-11, 6-1, 7-16, 7-23,		10- 64, 12-1
	7-25, 7-26, 8-1, 8-13,	- on-loading	7-21
		-	

D		Digital output	7-6, 7-7, 10-17,
D subminiature socket connector	2-4		10-56, 11-10
DA1	7-13, 7-26, 8-4, 8-5,	- control	10-54
	8-14, 11-10, 11-14	- D1	10-17
DA1F	7-26, 8-3, 8-14,	- D2	10-17
	11-13, 11-16	Direction	10-17, 10-18
DA1S	7-26, 8-3, 8-4, 8-14,	- negative	10-18
	10-49, 11-13, 11-16	- positive	10-18
DA2	11-10	- of rotation	13-2
DA2F	7-26, 11-13	Direction bit	10-47, 10-56
DA2S	7-26, 10-49, 11-13	- RICH	10-71, 10-77
Data		- change	7-10, 7-12, 10-63
- 1-byte	10-13	- control	10-73
- 2-byte	10-13	- evaluation	10-43
- 4-byte	10-12	- reversal	10-8, 10-60, 10-62
- byte	10-28, 10-49, 10-50,	- of travel	7-17, 10-3, 10-8,
byte	10-53, 10-56, 10-57,		10-18, 10-40, 10-41,
	10-62, 10-65, 10-67,		10-13, 10-40, 10-41, 10-54
		pogotivo	
	10-74	- negative	10,43
- direction	11-1	- positive	10-43, 10-44
- error	6-7, 10-36, 14-2,	- specification	10-56
	14-4, 14-6	Display elements	2-7, 6-2
- ready	11-3	Distance value	10-4, 10-29, 10-31,
- transfer	11-5, 11-7		10-33, 10-64, 10-67,
- write	11-8		10-76,
Data block (DB)	6-3, 6-4, 6-6, 6-7,		10-81, 10-83
	7-18, 7-19, 7-22,	- control bit	10-82
	7-23, 7-25, 7-27, 8-7,	- for position 0	10-81
	8-8, 8-10, 8-12, 8-13,	- of the range	10-83
	8-15, 9-5, 9-7, 10-12,	DRB	7-27, 10-35, 11-11
	10-30, 10-37, 10-61,	DRBR	7-13, 7-15, 7-26,
	10-75		10-35, 11-10, 11-11
- contents	10-76, 10-12, 10-13	DX area	10-75, 10-86
- create	10-75		
- minimum length	10-75	E	
- number	10-75, 10-78, 10-86,	Edge	
	10-90, 10-91	- change	10-47
Data interchange	10-2, 10-32, 10-37,	- negative	10-35
	11-7, 12-1, 12-4, 12-6	- positive	10-35
- direct	10-78, 11-1	- spacing	13-2, 13-4
Data word	10-12	- steepness	13-3, 13-4, 13-7
- contents	10-77	Encoder	2-5, 4-5, 4-8, 4-10,
DAV	10-17, 10-49, 10-54,	Elicodel	5-7, 6-1, 6-2, 7-1,
DAV	10-55, 10-85, 10-87		
			7-13, 7-16, 9-3, 13-5
- parameter	10-54	- asymmetrical	10-23, 13-2
DB area	10-86	- electronics	4-8, 4-10
DBNR	6-4, 7-18, 7-19, 7-22,	- output circuitry	2-2, 2-3, 4-9, 4-10
	7-25, 8-7, 8-8, 8-10,	- output resistance	2-3
	8-11, 8-13, 9-4, 9-7,	- pulse train	10-23, 10-33
	10-85, 10-86, 10-91	- rated voltage	2-2, 2-3, 13-1
Delay	2-5	- revolutions	10-25, 10-38, 13-1
DFRT	11-2, 11-3, 11-6		
DIG 1/DIG 2	7-6, 7-18, 7-20		

Encoder - signal

- signal forms - signal level - signal matching - supply - supply output - symmetrical Encoder line - short-circuit Encoder pulse - resolution END Endless conveyor belt End point Entrv - number ERR Error - bit ZBEV - byte - cause - codes - description - extension - flag byte - LEDs - messages - number - processing Error flag/bit - reading ΕU Executability Execution time Expansion unit External control signal

F

Fan FB Function block

2-2, 2-4, 4-8 ... 4-10, 5-7, 6-1 13-1 5-7 5-1 2-2, 2-4, 2-7, 5-1 2-7 10-23, 13-2, 13-3 10-33 10-70 7-3, 7-13, 7-19, 10-16, 10-23 10-86 7-4, 7-8, 7-29 10-15 10-14 10-66 10-75 11-2, 11-3, 11-5, 11-6, 14-1 7-15, 10-36 10-56 6-3 6-6 6-5, 14-1 6-5, 10-74, 14-1 10-74, 14-4, 14-6 6-5, 7-19, 7-23, 8-8, 8-11, 9-5, 10-86, 10-91 6-2 6-5, 14-1 6-6, 10-74, 14-4, 14-6 10-36, 10-74 10-36, 10-74, 10-76, 14-1, 14-2 11-17 3-3 10-85 7-22, 7-24, 7-25, 8-10, 8-12, 9-6, 10-16, 10-32, 10-89, 10-93, 12-1, 12-2, 12-4 4-1, 4-3 10-38

4-1

14-2 - overwrite 10-60 11-14 - read - register 10-47 - rotary axis Firmware - cycle - execution time - version 10-85 FKT Flag - area 10-93 - byte 10-92 Flow diagram Four-wire BERO Frequency Front connector 4-5 Functions 10-90 Function block - call 6-5 - number 6-5 Function number Functional description 10-2 Fuse 5-1 FW Firmware FY 9-4 G Galvanic isolation Gate 13-7 - frequency - signal GAUE Ground - connection 4-9 - potential difference GT

Final value

7-4, 7-5, 7-25, 7-29, 8-3, 8-13, 8-15, 10-15, 10-16, 10-31, 10-35, 10-47, 10-57, 10-61, 10-76, 10-80, 10-15, 10-76, 10-83 10-32, 12-1, 12-4 12-4, 12-6 10-77, 10-91 7-22, 7-24, 8-10, 8-12, 9-6, 10-89, 10-72, 11-5, 11-6, 11-8, 11-9 4-7, 13-5, 13-7 4-5, 7-1, 8-1 2-8, 6-3, 6-5 ... 6-7, 7-18, 7-23, 8-7, 8-11, 9-4, 9-5, 10-85 10-55, 10-76, 10-77, 10-90, 10-91 2-4, 2-6 4-5, 6-1, 8-1, 8-2, 8-5 10-52, 10-82 4-5, 4-10 2-7, 4-8 2-3, 2-5, 4-5, 5-7, 8-1, 8-9, 13-7

Н

Hardware 7.18 -guas 10.62 - fault 27, 63, 66, 10-36, 14-1 -organization blook (OB) 56, 10-36, 10-61, 10-31 - fault flaglood/message 66, 14-1 10-31 - version 7-18, 87, 95, 10-36, 13-7 -request bytes 10-32, 11-15 HOLD time 13-7 -request bytes 53, 56, 62, 65, 74, 86, 10-61, 11-11, 11-15 HW Hardware -727, 74, 72, 72, 72, 72, 74, 86, 10-61, 11-11, 11-15 727, 74, 72, 72, 72, 72, 72, 74, 86, 81, 10-74, 743, 723, 725, 727, 74, 86, 81, 10-74, 11-11, 727, 744, 86, 10-61, 10EL7 11-12 10-33, 10-61, 10-62, 10-76, 10-77, 10-76, 10-77, 10-76, 10-77, 10-76, 10-74, 10-75, 10-74, 10-76, 10-77, 10-76, 10-74, 10-75, 10-84, 10-76, 10-74, 10-75, 10-84, 10-76, 10-77, 10-90 -RU 10-35, 10-62, 10-63, 10-76, 10-77, 10-90 Initial count value 67, 8-11, 8-13, 8-16, 10-78, 10-74, 10-75, 10-74, 10-7	н		Interrupt	
i-fault flag/code/message 6-6, 14.1 iorganization block (OB) 5-6, 10.48, 10.61, 10.91 · version 7-18, 87, 95, 10-85 - read request bytes 10.92, 11.15 HOLD time 13-7 - request bytes 10.92, 11.15 HV Hardware 7-17, 7-12, 7-18, - request bits 11.11.115 5-2, 65, 7-2, 7-2, 7-2, 7-2, 7-2, 7-2, 7-2, 7-2		7-18		10-62
i-fault flag/code/message 6-6, 14.1 instit flag/code/message 6-6, 14.1 instit flag/code/message - version 7-18, 87, 95, 10-85 - read request bytes i0-92, 11-15 HOLD time 13-7 - request bytes i0-92, 11-15 HV Hardware - request bits 11-1, 11-15 - range 7-0, 7-11, 7-12, 7-18, - request bits 11-1, 11-15 - range 7-10, 7-11 - request bits 11-1, 11-15 - range 7-10, 7-11 - request bits 11-1, 7-13, 7-25, 7-28,	- fault	2-7, 6-3, 6-6, 10-36,	- masking	10-36
- truit flag/code/message 6-8, 14-1 10-91 - version 7.18, 8.7, 9-5, 10-85 - read reguest bytes 10-92, 11-15 HVL Hardware 13-7 - request bytes 5-3, 5-6, 6-2, 6-5, 7-14, 7-86, 10-81 HVL Hardware 7-9, 7-11, 7-12, 7-18, - request bytes 5-3, 6-6, 7-2, 7-84, 8-6, 8-11, 7-12, 7-18, - request bytes 5-3, 6-2, 6-5, 7-2, 7-2, 8-4, 8-6, 8-11, 7-12, 7-18, - request bytes - range 7-0, 7-11 - request bytes 5-3, 6-2, 6-5, 7-2, 7-2, 8-4, 8-6, 8-11, 7-12, 7-18, - request bytes 5-3, 6-6, 7-2, 7-2, 8-4, 8-6, 8-11, 7-27, 8-2, 8-27,			•	5-6, 10-36, 10-61,
- version 7-18, 8-7, 9-5, 10-85 - request 5-33, 5-6, 6-2, 6-5, 7-4, 7-44, 6-8, 10-61 HVM Hardware - request bits 17-11, 7-12, 7-18, 7-19,	- fault flag/code/message	6-6, 14-1	5 (),	
HOL bine 13-7 request 53.66.22.65. HW Hardware 7.47.17.12,7.18, request bits 7.14.8-6.01.631 range 7.27.14.2 request bits 7.14.72.7.72. range 7.10.7.11 8.13.8.51.0.9. 7.27.84.8.6.8.11. I 8.13.8.51.0.9. 10.42.17.7.12. 10.42.17.7.25. IDLE1 11-2 10.42.17.6.10.7.1 10.42.17.6.10.7.1 IDLE2 11.2 10.42.17.6.10.7.1 10.42.17.6.10.7.1 IN dge - service routine 7.15.1.7.5 - positive 10.47 - service routine 5.2 IN reput 10.33.10-45.10.36 - RU 10.41.10.21.06.4 Increment 10.15 - SEV 10.21 - multiplication 10.47 - service routine 5.3 Incremental encoder 7.1.9.2.13.1 - BE1 10.43.10.62.10.63 Incremental encoder 7.4.9.2.13.1 - BE2 10.35.10.62.10.63 Incremental encoder 7.4.9.1.8.19.8.16. DRB 7.14.10.35.10.62.10.63 Incremental position encoder <td>с с</td> <td></td> <td>- read request bytes</td> <td></td>	с с		- read request bytes	
HM hardware 74, 74, 72, 72, 7, 7 request bits 11.11, 11.15 Hysteresis 7-27, 14-2 request bytes 53, 62, 65, 72, 72, 72, 74, 723, 725, 725, 72, 725, 72, 72, 74, 64, 64, 71, 723, 725, 725, 72, 72, 74, 723, 725, 725, 72, 72, 74, 723, 725, 725, 72, 72, 74, 723, 725, 725, 72, 72, 74, 723, 725, 725, 72, 72, 74, 72, 72, 74, 74, 723, 725, 72, 72, 74, 74, 723, 725, 725, 72, 72, 74, 72, 72, 74, 74, 723, 725, 725, 72, 72, 74, 74, 723, 725, 725, 72, 72, 74, 74, 723, 725, 72, 72, 74, 74, 723, 725, 72, 72, 74, 74, 723, 725, 72, 72, 74, 74, 723, 725, 72, 72, 74, 74, 713, 714, 715, 714, 714, 714, 714, 714, 714, 714, 714	HOLD time			
Hysteresis 7.9, 7.11, 7.12, 7.18, 7.27, 14-2 request bits 11.1, 11.15 -range 7.10, 7.11 7.44, 7.23, 7.25, 7.28, 8.4, 6.4, 7.1, 8.13, 6.15, 10.49, 7.44, 7.23, 7.25, 7.28, 4.6, 8.41, 8.13, 8.15, 10.49, IDLE1 11.2 10.35, 10.36, 10.61, 10.42, 10.75, 10.77, 10.22, 11.72 10.35, 10.36, 10.61, IDLE2 11.2 10.42, 10.75, 10.77, 10.92, 11.4, 11.7 10.92, 11.4, 11.7 IMP 10.33, 10.45, 10.86 - RU 10.21 IN edge - service routine 5.2 - positive 10.47 - service routine 5.2 IN signal 10.47, 13.5 - service routine 5.2 - multiplication 10.24 Interrupt bit 10.41, 10.62, 10.64, 10.62, 10.64, 10.62, 10.63 - multiplication 10.43 - SET 10.35, 10.62, 10.63 - multiplication 10.42, 11.14, 11.8, 14.2 - NES 10.35, 10.64, 10.35, 10.64 - multiplication 10.33, 10.45, 10.73, 10.04, 10.43, 10.35, 10.64, 10.35	HW Hardware		·	
range 7-27, 14-2 request bytes 5-3, 6-2, 6-5, 7-2, range 7-10, 7-11 7-14, 7-23, 7-26, 7-27, 8-4, 6-8, 6-11, IDLE1 11-2 10-35, 10-36, 10-86, 8-10, 8-13, 8-15, 10-9, IDLE2 11-2 10-62, 10-76, 10-77, 10-62, 10-76, 10-77, IDLE4 11-2 10-62, 10-76, 10-77, IDLE5 13, 10-85, 10-86 - RUU 10-21 IN edge - service routine 7-15 - positive 10-47, 13-5 - source 5-3 Increment 10-15 - SEV 10-44, 10-62, 10-64 Incremental encoder 7-1, 9-2, 13-1 - BE1 10-35, 10-62, 10-63 Incremental encoder 7-2, 9-2, 13-1 - BE1 10-35, 10-62, 10-63 Intermental encoder 7-2, 9-2, 13-1 - BE1 10-35, 10-62, 10-63 Intermental position encoder 2-2 - BE3 10-35, 10-62, 10-63 Intermental position encoder 2-2 - BE3 10-35, 10-62, 10-63 Intial value 10-15, 10-31 - OVF 10-35, 10-62, 10-63 Intita	Hysteresis	7-9, 7-11, 7-12, 7-18,	- request bits	
-range 7-10, 7-11 7-14, 7-23, 7-26, 7-72, 76, 4, 86, 8-11, 7-72, 76, 4, 86, 8-11, 8-13, 8-15, 10-98, 10-12 IDLE1 11-2 10-35, 10-36, 10-97, 10-82, 10-77, 10-92, 11-4 IDLE2 11-2 10-92, 11-4 IMP 10-33, 10-85, 10-86 - RIU 10-92, 11-4 IMP 10-33, 10-85, 10-86 - RIU 10-92, 11-4 IN edge - service routine 7-15, 5- 5-2 5- 3 Increment 10-47 - service routine 5-2 IN signal 10-47, 13-5 - source 5-3 Increment 10-15 - ZBV 10-21 -multiplication 10-24 Interrupt bit 10-44, 10-62, 10-64 Incremental encoder 7-19, 9-2, 13-1 - BE1 10-35, 10-62, 10-63 Interremental position encoder 2-2 - BE3 10-35, 10-62, 10-63 Initial value 0-75, 0-14, 0-25, 10-64 - H4, 10-35, 10-64 - H1-4, 10-35, 10-64 Initial value 10-75, 0-26 - RU 10-35, 10-62, 10-63 Initial value 10-75, 0-76, 7-8, 7-9, 7-74, 7-14, 7-15, 7-8, 7-9, 7-74, 7-14, 7-15, 7-8, 7-9, 7-74, 7-14, 7-15, 7-8	,		•	
I 7-27, 8-4, 8-6, 8-11, B13, 8-15, 10-9, 10LE1 9-13, 8-15, 10-9, 10-35, 10-36, 10-47 9-13, 8-15, 10-9, 10-32, 10-33, 10-85, 10-86	- range			7-14, 7-23, 7-25,
I 8-13, 8-15, 10-9, 10LE1 11-2 10-35, 10-36, 10-61, 10-35, 10-36, 10-71, 10-22 IDLE1 11-2 10-32, 10-36, 10-73, 10-75, 10-75, 10-72, 10-21 10-32, 11-4 IMP 10-33, 10-85, 10-86 - RIU 10-92, 11-4 IMP 10-33, 10-85, 10-86 - RIU 10-21 IN edge - service routine 7-15 - positive 10-47, 13-5 - source 5-3 Increment 10-15 - ZBV 10-21 - multiplication 10-24 Interrupt bit 10-44, 10-82, 10-64 Incremental encoder 7-1, 9-2, 13-1 - BE1 10-35, 10-64 Incremental encoder 7-1, 9-2, 13-1 - BE1 10-35, 10-64 Incremental encoder 7-1, 9-2, 13-1 - BE1 10-35, 10-64 Incremental encoder 7-1, 9-2, 13-1 - BE1 10-35, 10-64 Incremental encoder 7-1, 9-2, 13-1 - BE1 10-35, 10-64 Incremental encoder 7-1, 9-2, 13-1 - BE1 10-35, 10-64 - write 11-4, 11-16, 14-2 - MES 10-35, 10-64 <t< td=""><td>C C</td><td></td><td></td><td></td></t<>	C C			
IDLE1 11-2 10-35, 10-36, 10-61, IDLE2 IDLE1 11-2 10-82, 10-76, 10-77, 10-82, 10-76, 10-77, 10-82, 11-4 IMP 10-33, 10-85, 10-86 - RIU 10-21 - positive 10-47 - service routine 7-15 - positive 10-47 - service routine 7-15 IN signal 10-47, 12-5 - source 6-3 Increment 10-15 - ZEV 10-21 - multiplication 10-24 Interrupt bit 10-44, 10-82, 10-64 Incremental encoder 7-1, 9-2, 13-1 - BE1 10-35, 10-62 - symmetrical 10-33 - BE2 10-35, 10-62 Incremental position encoder 2-2 - DE3 10-35, 10-64 - write 11-16 - NPU 7-14, 10-35, 10-64 - write 11-16 - NPU 7-14, 10-35, 10-64 - indirect 10-77, 10-90 - RIU 10-35, 10-64 - indirect 10-77, 10-90 - RIU 10-35, 10-62, 10-63 - standard function blocks 10-75, 10-31 - OVF	I			
IDLE2 11-2 10-62, 10-76, 10-77, IDLEn 10-82, 11-4 IDLEA 11-3 10-92, 11-4 INP 10-33, 10-85, 10-86 - RIU 10-92, 11-4 IN edge - service routine 7-15 - positive 10-47, 13-5 - servicing 11-5, 11-7 IN input 10-38, 10-47 - signal 5-2 IN signal 10-47, 13-5 - source 5-3 Incremental encoder 7-1, 9-2, 13-1 - BE1 10-46, 10-62, 10-64 Incremental position encoder 10-33 - BE2 10-35, 10-62 Initial count value 8-7, 8-11, 8-13, 8-16, - DRB 7-14, 10-35, 10-64 Incremental position encoder 11-4, 11-16, 14-2 - MES 10-35, 10-64 Initial value 10-15, 10-31 - OVF 10-24, 10-35 Initial value 10-16, 10-31 - OVF 10-35, 10-64 Initial value 10-16, 10-31 - OVF 10-35, 10-64 Initial value 10-77, 10-90 - RIU 10-35, 10-62, 10-63 Initial value 10-77, 10-90 - RIU 10-35, 10-62, 10-63 Input 2-2 2-2, 2-4, 2-7, 4-5, 4-7, 4 - ZEV 10-35, 10-64 Input 10-37, 10-90 - RIU 10-35, 10-64 - Rece	IDLE1	11-2		
IMP 10-33, 10-85, 10-86 - RIU 10-21 IN ledge - service routine 7.15 - positive 10-47 - service routine 7.15 IN input 10-38, 10-47 - service routine 5-3 IN signal 10-47, 13-5 - source 5-3 Increment 10-15 - ZBV 10-21 - multiplication 10-24 Interrupt bit 10-43, 10-62, 10-63 - nutriplication 10-24 Interrupt bit 10-43, 10-62, 10-63 Incremental encoder 7.1, 9-2, 13-1 - BE1 10-35, 10-62, 10-63 Incremental position encoder 2-2 - BE3 10-35, 10-62, 10-63 Intermental position encoder 2-2 - BE3 10-35, 10-62, 10-63 Intermental position encoder 11-4, 11-16, 14-2 - MES 10-35, 10-64 - write 11-4, 11-16, 14-2 - MES 10-35, 10-62, 10-63 Initialization - Growth - Cy-7, 7, 4-5, 4-7, 1 Interrupt generation 5-1, 5-3, 5-5, 5-6, 6-2, 5-2, 7-9, 1-4 - circuitry 2-5 - ABIT <	IDLE2	11-2		10-62, 10-76, 10-77,
IN edge - service routine 7.15 - positive 10-47 - servicing 11-5, 11-7,	IDLEn	11-3		10-92, 11-4
- positive 10-47 - servicing 11-5, 11-7 IN input 10-38, 10-47 - signal 5-2 IN signal 10-47, 13-5 - source 5-3 Increment 10-15 - ZBV 10-21 - multiplication 10-24 Interrupt bit 10-45, 10-62, 10-63 - symmetrical 10-33 BE2 10-35, 10-62, 10-63 - symmetrical 10-33 BE2 10-35, 10-62, 10-63 Incremental encoder 2-2 - BE3 10-35, 10-62, 10-63 Incremental position encoder 2-2 - BE3 10-35, 10-62, 10-63 Intital count value 8-7, 8-11, 8-13, 8-16, - DRB 7-14, 10-35, 10-64 - write 11-16 - NPU 7-14, 10-35, 10-64 - indirect 10-77, 10-90 - RIU 10-35, 10-62, 10-63 - indirect 10-77, 10-90 - RIU 10-35, 10-62, 10-63 - standard function blocks 10-75 - ZBV 10-35, 10-62, 10-63 - current 2-5 - ABIT 10-35 - current 2-5 -	IMP	10-33, 10-85, 10-86	- RIU	10-21
IN input 10-38, 10-47 - signal 5-2 IN signal 10-47, 13-5 - source 5-3 increment 10-15 - ZBV 10-21 - multiplication 10-24 Interrupt bit 10-44, 10-62, 10-64 Incremental encoder 7-1, 9-2, 13-1 - BE1 10-35, 10-62, 10-63 - symmetrical 10-33 - BE2 10-35, 10-62, 10-63 Incremental position encoder 2-2 - BE3 10-35, 10-62, 10-63 Initial position encoder 2-2 - BE3 10-35, 10-62, 10-63 Initial value 10-15, 10-31 - DVB 7-14, 10-35, 10-64 - write 11-16 - NPU 7-14, 10-35, 10-64 - indritect 10-77, 10-90 - RIU 10-35, 10-62, 10-63 - indritect 10-77, 10-90 - RIU 10-35, 10-62, 10-63 Input 2-2, 2-4, 2-7, 4-5, 4-7, Interrupt generation 5-1, 5-3, 5-5, 5-6, 6-2, 7-3, 7-6, 7-4, 7-15, 5-3, 5-5, 5-6, 6-2, 7-3, 7-6, 7-4, 7-15, 5-3, 5-5, 5-6, 6-2, 7-3, 7-6, 7-4, 7-15, 5-3, 5-5, 5-6, 6-2, 7-3, 7-6, 7-4, 7-15, 5-3, 5-5, 5-6, 6-2, 7-3, 7-6, 7-4, 7-15, 5-3, 5-5, 5-6, 6-2, 7-3, 7-6, 7-4, 7-15, 7-16, 7-8, 7-9, 7-1, 7-16, 7-8, 7-9, 7-7, 7-6, 7-8, 7-9,	IN edge		- service routine	7-15
IN signal 10-47, 13-5 - source 5-3 Increment 10-15 - ZBV 10-21 - multiplication 10-24 Interrupt bit 10-44, 10-62, 10-63 - symmetrical 10-33 - BE1 10-35, 10-62, 10-63 - symmetrical 10-33 - BE2 10-35, 10-62, 10-63 Incremental position encoder 2-2 - BE3 10-35, 10-64 Intitial count value 6-7, 8-11, 8-13, 8-16, - DRB 7-14, 10-35, 10-64 - write 11-4, 11-16, 14-2 - MES 10-35, 10-64 - write 10-15, 10-31 - OVF 10-24, 10-35 Initial value 10-15, 10-31 - OVF 10-35, 10-62, 10-63 Initialization - UBS 10-35, 10-62, 10-63 - indirect 10-77, 10-90 - RIU 10-35, 10-62, 10-63 Input 2-2, 2-4, 2-7, 4-5, 4-7, Interrupt generation 5-1, 5-3, 5-5, 6-6, 2, 7, 7-9, 1 - circuitry 2-5 - ABIT 10-35 10-35 - induised 10-7, 10-16, 1 Inverted signal 10-35 10-35 </td <td>- positive</td> <td>10-47</td> <td>- servicing</td> <td>11-5, 11-7</td>	- positive	10-47	- servicing	11-5, 11-7
IN signal 10-47, 13-5 - source 5-3 Increment 10-15 - ZBV 10-21 - multiplication 10-24 Interrupt bit 10-44, 10-62, 10-63 - symmetrical 10-33 - BE1 10-35, 10-62, 10-63 - symmetrical 10-33 - BE2 10-35, 10-62, 10-63 Incremental position encoder 2-2 - BE3 10-35, 10-64 Intitial count value 6-7, 8-11, 8-13, 8-16, - DRB 7-14, 10-35, 10-64 - write 11-4, 11-16, 14-2 - MES 10-35, 10-64 - write 10-15, 10-31 - OVF 10-24, 10-35 Initial value 10-15, 10-31 - OVF 10-35, 10-62, 10-63 Initialization - UBS 10-35, 10-62, 10-63 - indirect 10-77, 10-90 - RIU 10-35, 10-62, 10-63 Input 2-2, 2-4, 2-7, 4-5, 4-7, Interrupt generation 5-1, 5-3, 5-5, 6-6, 2, 7, 7-9, 1 - circuitry 2-5 - ABIT 10-35 10-35 - induised 10-7, 10-16, 1 Inverted signal 10-35 10-35 </td <td>IN input</td> <td>10-38, 10-47</td> <td>- signal</td> <td>5-2</td>	IN input	10-38, 10-47	- signal	5-2
- multiplication 10-24 Interrupt bit 10-44, 10-62, 10-64 Incremental encoder 7-1, 9-2, 13-1 BE1 10-35, 10-62, 10-63 - symmetrical 10-33 - BE2 10-35, 10-62, 10-63 Incremental position encoder 2-2 BE3 10-35, 10-62, 10-63 Initial count value 8-7, 8-11, 8-13, 8-16, -DRB 7-14, 10-35, 10-64 - write 11-4, 11-16, 14-2 - MES 10-35, 10-64 - write 11-16 - OVF 10-24, 10-35 Initial value 10-15, 10-31 -OVF 10-24, 10-35 Initialization - UBS 10-35, 10-64 10-35, 10-62, 10-63 - indirect 10-77, 10-90 - RIU 10-35, 10-62, 10-63 - indirect 10-77, 10-90 - RIU 10-35, 10-62, 10-63 Input 5-7, 9-1 - ZBV 10-35, 5-5, 6, 6, 6-2, - current 2-2 2-4, 2-7, 4-5, 4-7, Interrupt generation 5-1, 5-3, 5-5, 5-5, 6-2, - current 2-5 - ABIT 10-35 - current 2-5 IO-85 Inverted signal <td></td> <td>10-47, 13-5</td> <td>- source</td> <td>5-3</td>		10-47, 13-5	- source	5-3
Incremental encoder 7.1, 9.2, 13-1 BE1 10-35, 10-62, 10-63 - symmetrical 10-33 BE2 10-35, 10-62 Incremental position encoder 2-2 BE3 10-35, 10-62 Initial count value 8-7, 8-11, 8-13, 8-16, DRB 7.14, 10-35, 10-64 - write 11-4, 11-16, 14-2 - MES 10-35, 10-64 - write 11-16 - NPU 7-14, 10-35, 10-64 Initialization - UBS 10-35, 10-64 - indirect 10-77, 10-90 - RIU 10-35, 10-62, 10-63 - standard function blocks 10-75 - ZBV 10-35, 10-62, 10-63 - circuitry 2-2, 2-4, 2-7, 4-5, 4-7, Interrupt generation 5-1, 5-3, 5-6, 6-2, 5-7, 9-1 - circuitry 2-5 - ZBV 10-35 - current 2-5 - ABIT 10-35 - frequency 2-3 - PRA1 10-35 - level 4-10 - PRA2 10-35 - signal 5-7, 6-1, 9-4 - address 5-4, 9-4 - values 10-14 - area P	Increment	10-15	- ZBV	10-21
- symmetrical 10-33 - BE2 10-35, 10-62 Incremental position encoder 2-2 - BE3 10-35, 10-62, 10-63 Initial count value 8-7, 8-11, 8-13, 8-16, DRB 7-14, 10-35, 10-64 - write 11-4, 11-16, 14-2 MES 10-35, 10-64 - write 10-15, 10-31 - OVF 10-24, 10-35 Initial value 10-77, 10-90 - RIU 10-35, 10-64 - indirect 10-77, 10-90 - RIU 10-35, 10-64, 10-63 - standard function blocks 10-75 - ZBV 10-35, 10-62, 10-63 - standard function blocks 10-75 - ZBV 10-35, 10-62, 10-63 - standard function blocks 10-75 - ZBV 10-35, 10-62, 10-63 - standard function blocks 10-75 - ZBV 10-35, 10-62, 10-63 - standard function blocks 10-75 - ZBV 10-35, 10-62, 10-63 - current 2-2, 2-4, 2-7, 4-5, 4-7, 7 Interrupt generation 5-1, 5-3, 5-5, 5-6, 6-2, 7-2, 7-6, 7-14, 7-15, 7-18, 7-9, 7-6, 7-14, 7-15, 7-18, 7-9, 7-6, 7-14, 7-15, 7-18, 7-9, 7-6, 7-14, 7-15, 7-18, 7-9, 7-6, 7-14, 7-15, 7-18, 7-9, 7-6, 7-14, 7-15, 7-18, 7-9, 7-6, 7-14, 7-15, 7-18, 7-10, 7-10, 7-10, 7-10, 7-1	- multiplication	10-24	Interrupt bit	10-44, 10-62, 10-64
Incremental position encoder 2-2 BE3 10-35, 10-62, 10-63 Initial count value 8-7, 8-11, 8-13, 8-16, 11-4, 11-16, 14-2 - NRB 7-14, 10-35, 10-64 - write 11-16, 11-2 - MES 10-35, 10-64 Initial value 10-15, 10-31 - OVF 10-24, 10-35 Initialization - UBS 10-35, 10-64 - indirect 10-77, 10-90 - RIU 10-35, 10-62, 10-63 - standard function blocks 10-75 - ZBV 10-35, 10-62, 10-63 Input 2-2, 2-4, 2-7, 4-5, 4-7, 5-7, 9-1 Interrupt generation 5-1, 5-3, 5-5, 5-6, 6-2, 7-2, 7-6, 7-14, 7-15, 8-6, 10-35 - current 2-5 ABIT 10-35 10-62, 10-63 - current 2-5 - ABIT 10-35 10-35 - frequency 2-3 - PRA1 10-35 10-35 - parameter 10-85 Inverted signal 10-33 - - resistance 2-5 ////////////////////////////////////	Incremental encoder	7-1, 9-2, 13-1	- BE1	10-35, 10-62, 10-63
Initial count value 8-7, 8-11, 8-13, 8-16, 11-4, 11-16, 14-2 · DRB 7-14, 10-35, 10-64 • write 11-16 · NPU 7-14, 10-35, 10-64 Initialization · UBS 10-35, 10-64 • indirect 10-77, 10-90 · RIU 10-35, 10-64, 10-35, 10-64 • indirect 10-77, 10-90 · RIU 10-35, 10-62, 10-63 • standard function blocks 10-75 - ZBV 10-35, 10-62, 10-63 Input 2-2, 2-4, 2-7, 4-5, 4-7, Interrupt generation 5-1, 5-3, 5-5, 5-6, 6-2, 5-2, 5-7, 9-1 • circuitry 2-5 - ABIT 10-35 • current 2-5 - ABIT 10-35 • frequency 2-3 - PRA2 10-35 • level 4-10 - PRA2 10-35 • level 10-14 - area P area - voltage range 2-5 byte • values 10-14 - area P area - select signal 3-1 • totage range 2-5 byte 5-2, 5-32 - 0-35 • signal 5-2, 6-7, 8, 7-9, - module 6-1	- symmetrical	10-33	- BE2	10-35, 10-62
- write 11-4, 11-16, 14-2 - MES 10-35, 10-64 - write 11-16 - NPU 7-14, 10-35, 10-64 Initialization - UBS 10-35, 10-64 - indirect 10-77, 10-90 - RUU 10-35, 10-62, 10-63 - standard function blocks 10-75 - ZBV 10-35, 10-62, 10-63 Input 2-2, 2-4, 2-7, 4-5, 4-7, - 57, 9-1 Interrupt generation 5-1, 5-3, 5-5, 5-6, 6-2, - 7-2, 7-6, 7-14, 7-15, - current 2-5 - ABIT 10-35 10-35 - frequency 2-3 - PRA1 10-35 - - level 4-10 - PRA2 10-35 - - signal 5-7, 6-1, 9-4 - adress 5-4, 9-4 - - values 10-14 - area P area - - - voltage range 2-5 - byte 5-2, 5-32 - Interface module 4-1 - module 6-1 - - voltage range 2-5 - byte 5-2, 5-32 - Interfacing 4-2 IP outputs	Incremental position encoder	2-2	- BE3	10-35, 10-62, 10-63
• write 11-16 • NPU 7-14, 10-35, 10-64 Initial value 10-15, 10-31 • OVF 10-24, 10-35 Initialization - UBS 10-35, 10-64 - indirect 10-77, 10-90 • RIU 10-35, 10-62, 10-63 - standard function blocks 10-77, 10-90 • RIU 10-35, 10-62, 10-63 Input 2-2, 2-4, 2-7, 4-5, 4-7, Interrupt generation 5-1, 5-3, 5-5, 5-6, 6-2, - circuitry 2-5 - ABIT 10-35 - current 2-5 - ABIT 10-35 - frequency 2-3 - PRA1 10-35 - level 4-10 - PRA2 10-35 - resistance 2-5 I/O 5-3, 5-5 - signal 5-7, 6-1, 9-4 - address 5-4, 9-4 - values 10-14 - area Parea - voltage range 2-5 - byte 5-2, 5-32 Installation 4-1 - module 6-1 Interface module 4-2 - select signal 3-1 Interface module<	Initial count value	8-7, 8-11, 8-13, 8-16,	- DRB	7-14, 10-35, 10-64
Initial value 10-15, 10-31 - OVF 10-24, 10-35 Initialization - UBS 10-35, 10-64 - indirect 10-77, 10-90 - RIU 10-35, 10-62, 10-63 - standard function blocks 10-75 - ZBV 10-35, 10-62, 10-63 Input 2-2, 2-4, 2-7, 4-5, 4-7, Interrupt generation 5-1, 5-3, 5-5, 5-6, 6-2, - circuitry 2-5 8-6, 10-35 - - circuitry 2-5 - ABIT 10-35 - current 2-5 - ABIT 10-35 - frequency 2-3 - PRA1 10-35 - level 4-10 - PRA2 10-33 - resistance 2-5 VO 5-3, 5-5 - signal 5-7, 6-1, 9-4 - address 5-4, 9-4 - values 10-14 - area P area - - voltage range 2-5 byte 5-2, 5-32 Installation 4-1 - module 6-1 Interface module 4-2 IP outputs 10-7, 10-17, 10-18, Interfacing		11-4, 11-16, 14-2	- MES	10-35, 10-64
Initialization - UBS 10.35, 10-64 - indirect 10-77, 10-90 - RIU 10-35, 10-62, 10-63 - standard function blocks 10-75 - ZBV 10-35, 10-62, 10-63 Input 2-2, 2-4, 2-7, 4-5, 4-7, 5-7, 9-1 Interrupt generation 5-1, 5-3, 5-5, 5-6, 6-2, 7-2, 7-6, 7-14, 7-15, 7-2, 7-6, 7-14, 7-15, 7-2, 7-6, 7-14, 7-15, 7-2, 7-6, 7-14, 7-15, 7-2, 7-6, 7-14, 7-15, 7-2, 7-6, 7-14, 7-15, 7-2, 7-6, 7-14, 7-15, 7-14, 7-15, 7-14, 7-15, 7-14, 7-15, 7-14, 7-15, 7-14, 7-15, 7-14, 7-15, 7-15, 7-14, 7-15, 7-14, 7-15, 7-14, 7-15, 7-15, 7-16, 7-14, 7-15, 7-18, 7-14, 7-15, 7-18, 7-2, 7-2, 7-4, 7-5, 7-5, 7-14, 7-15, 7-18, 7-2, 7-2, 7-2, 7-2, 7-2, 7-2, 7-2, 7-2	- write	11-16	- NPU	7-14, 10-35, 10-64
- indirect 10-77, 10-90 - RIU 10-35, 10-62, 10-63 - standard function blocks 10-75 - ZBV 10-35, 10-62, 10-63 Input 2-2, 2-4, 2-7, 4-5, 4-7, 5-7, 9-1 Interrupt generation 5-1, 5-3, 5-5, 5-6, 6-2, 7-2, 7-6, 7-14, 7-15, - circuitry 2-5 8-6, 10-35 - - current 2-5 - ABIT 10-35 - frequency 2-3 - PRA1 10-35 - level 4-10 - PRA2 10-35 - parameter 10-85 Inverted signal 10-33 - resistance 2-5 I/O 5-3, 5-5 - signal 5-7, 6-1, 9-4 - address 5-4, 9-4 - values 10-14 - area P area - - voltage range 2-5 - byte 5-2, 5-32 Installation 4-1 - module 6-1 Interface module 4-2 - select signal 3-1 Interface module 4-2 - select signal 3-1 Interface module 4-2 IP outputs 10-51, 10-74, 10-18, 10-64 Interface module 4-2 - control	Initial value	10-15, 10-31	- OVF	10-24, 10-35
- standard function blocks 10-75 - ZBV 10-35, 10-62, 10-63 Input 2-2, 2-4, 2-7, 4-5, 4-7, 5-7, 9-1 Interrupt generation 5-1, 5-3, 5-5, 5-6, 6-2, 7-2, 7-6, 7-14, 7-15, - circuitry 2-5 8-6, 10-35 - current 2-5 - ABIT 10-35 - frequency 2-3 - PRA1 10-35 - level 4-10 - PRA2 10-35 - parameter 10-85 Inverted signal 10-33 - resistance 2-5 I/O 5-3, 5-5 - signal 5-7, 6-1, 9-4 - address 5-4, 9-4 - values 10-14 - area P area - - voltage range 2-5 - byte 5-2, 5-32 Installation 4-1 - module 6-1 Interfacing 4-2 - select signal 3-1 Interface module 4-2 IP outputs 10-7, 10-17, 10-18, 10-39, 10-42, 10-60, 10-55 Interfacing 4-2 IP outputs 10-55, 10-55 Interfacing 10-43, 10-64, - resetting 10-55, 10-55, 10-55 10-9, 10-35, 10-34, - resetting 10-55, 10-55, 10-55, 10-55, 10-55,	Initialization		- UBS	10-35, 10-64
Input 2-2, 2-4, 2-7, 4-5, 4-7, 5-7, 9-1 Interrupt generation 5-1, 5-3, 5-5, 5-6, 6-2, 7-2, 7-6, 7-14, 7-15, - circuitry 2-5 8-6, 10-35 - current 2-5 - ABIT - frequency 2-3 - PRA1 - level 4-10 - PRA2 10-35 - parameter 10-85 Inverted signal 10-33 - resistance 2-5 I/O 5-3, 5-5 - signal 5-7, 6-1, 9-4 - address 5-4, 9-4 - values 10-14 - area P area - voltage range 2-5 - byte 5-2, 5-32 Installation 4-1 - module 6-1 Interface module 4-2 - select signal 3-1 Interfacing 4-2 IP outputs 10-7, 10-17, 10-18, Interrupt 7-2, 7-6, 7-8, 7-9, 10-35 10-55 -7.9, 7-27, 8-4, 8-5, - control 10-55 10-52, 10-55 10-9, 10-35, 10-44, - resetting 10-54 10-54 10-61, 10-70, 10-71, - sett	- indirect	10-77, 10-90	- RIU	10-35, 10-62, 10-63
5-7, 9-1 7-2, 7-6, 7-14, 7-15, - circuitry 2-5 - current 2-5 - current 2-5 - frequency 2-3 - level 4-10 - pRA2 10-35 - parameter 10-85 - parameter 10-85 - signal 5-7, 6-1, 9-4 - saddress 5-4, 9-4 - values 10-14 - values 10-14 - voltage range 2-5 - voltage range 2-5 - byte 5-2, 5-32 Installation 4-1 - module 6-1 Interface module 4-2 4-2 - select signal - 10-17, 10-18, 10-7, 10-71, 10-71, 10-78, Interracing 7-2, 7-6, 7-8, 7-9, - 7-14, 7-15, 7-18, 10-64 - 7-20, 7-27, 8-4, 8-5, - control No-40, 10-55, 10-9, 10-35, 10-44, - resetting 10-54, 10-61, 10-70, 10-71, - setting 10-54, 10-61, 10-70, 10-71, - setting 10-54, 10-66, - switching performance	- standard function blocks	10-75	- ZBV	10-35, 10-62, 10-63
- circuitry 2-5 - ABIT 10-35 - current 2-5 - ABIT 10-35 - frequency 2-3 - PRA1 10-35 - level 4-10 - PRA2 10-35 - parameter 10-85 Inverted signal 10-33 - resistance 2-5 I/O 5-3, 5-5 - signal 5-7, 6-1, 9-4 - address 5-4, 9-4 - values 10-14 - area P area - - voltage range 2-5 - byte 5-2, 5-32 Installation 4-1 - module 6-1 Interface module 4-2 - select signal 3-1 Interfacing 4-2 IP outputs 10-7, 10-17, 10-18, 10-39, 10-42, 10-60, 10-55 Interrupt 7-2, 7-6, 7-8, 7-9, 7-2, 7-6, 7-8, 7-9, 7-2, 7-6, 7-8, 7-9, 7-2, 7-6, 7-8, 7-9, 7-2, 7-6, 7-8, 8-5, 7-0, 7-27, 8-4, 8-5, 7	Input	2-2, 2-4, 2-7, 4-5, 4-7,	Interrupt generation	5-1, 5-3, 5-5, 5-6, 6-2,
- current 2-5 - ABIT 10-35 - frequency 2-3 - PRA1 10-35 - level 4-10 - PRA2 10-35 - parameter 10-85 Inverted signal 10-33 - resistance 2-5 I/O 5-3, 5-5 - signal 5-7, 6-1, 9-4 - address 5-4, 9-4 - values 10-14 - area P area - - voltage range 2-5 - byte 5-2, 5-32 Installation 4-1 - module 6-1 Interface module 4-2 - select signal 3-1 Interfacing 4-2 IP outputs 10-7, 10-17, 10-18, Interrupt 7-2, 7-6, 7-8, 7-9, 10-39, 10-42, 10-60, 10-39, 10-42, 10-60, - 7-14, 7-15, 7-18, 10-64 10-55 10-9, 10-35, 10-44, - resetting 10-52, 10-55 10-9, 10-35, 10-44, - resetting 10-54 10-54 10-54 10-61, 10-70, 10-71, - setting 10-54 10-54 10-54 10-86 <td< td=""><td></td><td>5-7, 9-1</td><td></td><td>7-2, 7-6, 7-14, 7-15,</td></td<>		5-7, 9-1		7-2, 7-6, 7-14, 7-15,
- frequency 2-3 - PRA1 10-35 - level 4-10 - PRA2 10-35 - parameter 10-85 Inverted signal 10-33 - resistance 2-5 I/O 5-3, 5-5 - signal 5-7, 6-1, 9-4 - address 5-4, 9-4 - values 10-14 - area P area - - voltage range 2-5 - byte 5-2, 5-32 Installation 4-1 - module 6-1 Interface module 4-2 - select signal 3-1 Interfacing 4-2 IP outputs 10-7, 10-17, 10-18, Interrupt 7-2, 7-6, 7-8, 7-9, 10-39, 10-42, 10-60, 10-39, 10-42, 10-60, Interrupt 7-2, 7-27, 8-4, 8-5, - control 10-55 In-7, 10-72, 7-27, 8-4, 8-5, - control 10-52, 10-55 10-9, 10-35, 10-44, - resetting 10-54 10-61, 10-70, 10-71, - setting 10-54 10-86 - switching performance 10-17, 10-86 - BE2 10-21 IP status 10-57	- circuitry	2-5		8-6, 10-35
- level 4-10 - PRA2 10-35 - parameter 10-85 Inverted signal 10-33 - resistance 2-5 I/O 5-3, 5-5 - signal 5-7, 6-1, 9-4 - address 5-4, 9-4 - values 10-14 - area P area - - voltage range 2-5 - byte 5-2, 5-32 Installation 4-1 - module 6-1 Interface module 4-2 - select signal 3-1 Interfacing 4-2 IP outputs 10-7, 10-17, 10-18, Interrupt 7-2, 7-6, 7-8, 7-9, 10-39, 10-42, 10-60, 10-55 7-14, 7-15, 7-18, 10-64 10-55 10-9, 10-35, 10-44, - resetting 10-52, 10-55 10-9, 10-35, 10-44, - resetting 10-54 10-54 10-54 10-661, 10-70, 10-71, - setting 10-54 10-17, 10-86 - BE2 10-21 IP status 10-57	- current	2-5	- ABIT	10-35
- parameter 10-85 Inverted signal 10-33 - resistance 2-5 I/O 5-3, 5-5 - signal 5-7, 6-1, 9-4 - address 5-4, 9-4 - values 10-14 - area P area - - voltage range 2-5 - byte 5-2, 5-32 Installation 4-1 - module 6-1 Interface module 4-2 - select signal 3-1 Interfacing 4-2 IP outputs 10-7, 10-17, 10-18, Interrupt 7-2, 7-6, 7-8, 7-9, 10-39, 10-42, 10-60, 7-14, 7-15, 7-18, Interrupt 7-20, 7-27, 8-4, 8-5, - control 10-55 8-7, 8-8, 8-14, 8-15, - disabling 10-52, 10-55 10-9, 10-35, 10-44, - resetting 10-54 10-61, 10-70, 10-71, - setting 10-54 10-86 - switching performance 10-17, 10-86 - BE2 10-21 IP status 10-57	- frequency	2-3	- PRA1	10-35
- resistance 2-5 I/O 5-3, 5-5 - signal 5-7, 6-1, 9-4 - address 5-4, 9-4 - values 10-14 - area P area - - voltage range 2-5 - byte 5-2, 5-32 Installation 4-1 - module 6-1 Interface module 4-2 - select signal 3-1 Interfacing 4-2 IP outputs 10-7, 10-17, 10-18, Interrupt 7-2, 7-6, 7-8, 7-9, 10-39, 10-42, 10-60, 7-14, 7-15, 7-18, 10-64 10-55 8-7, 8-8, 8-14, 8-15, - control 10-52, 10-55 10-9, 10-35, 10-44, - resetting 10-54 10-61, 10-70, 10-71, - setting 10-54 10-86 - switching performance 10-17, 10-86 - BE2 10-21 IP status 10-57	- level	4-10	- PRA2	10-35
- signal 5-7, 6-1, 9-4 - address 5-4, 9-4 - values 10-14 - area P area - voltage range 2-5 - byte 5-2, 5-32 Installation 4-1 - module 6-1 Interface module 4-2 - select signal 3-1 Interfacing 4-2 IP outputs 10-7, 10-17, 10-18, Interrupt 7-2, 7-6, 7-8, 7-9, 7-14, 7-15, 7-18, 7-20, 7-27, 8-4, 8-5, - control 10-55 8-7, 8-8, 8-14, 8-15, - disabling 10-52, 10-55 10-9, 10-35, 10-44, - resetting 10-54 10-64 10-61, 10-70, 10-71, - setting 10-54 10-54 10-86 - switching performance 10-17, 10-86 10-57	- parameter	10-85	Inverted signal	10-33
- values 10-14 - area P area - voltage range 2-5 - byte 5-2, 5-32 Installation 4-1 - module 6-1 Interface module 4-2 - select signal 3-1 Interfacing 4-2 IP outputs 10-7, 10-17, 10-18, Interrupt 7-2, 7-6, 7-8, 7-9, 10-39, 10-42, 10-60, 7-14, 7-15, 7-18, 10-64 7-20, 7-27, 8-4, 8-5, - control 10-55 8-7, 8-8, 8-14, 8-15, - disabling 10-52, 10-55 10-9, 10-35, 10-44, - resetting 10-54 10-61, 10-70, 10-71, - setting 10-54 10-86 - switching performance 10-17, 10-86 - BE2 10-21 IP status 10-57	- resistance	2-5	I/O	5-3, 5-5
· voltage range 2-5 · byte 5-2, 5-32 Installation 4-1 · module 6-1 Interface module 4-2 · select signal 3-1 Interfacing 4-2 IP outputs 10-7, 10-17, 10-18, Interrupt 7-2, 7-6, 7-8, 7-9, 10-39, 10-42, 10-60, 7-14, 7-15, 7-18, 10-64 7-20, 7-27, 8-4, 8-5, · control 10-55 8-7, 8-8, 8-14, 8-15, - disabling 10-52, 10-55 10-9, 10-35, 10-44, - resetting 10-54 10-61, 10-70, 10-71, - setting 10-54 10-86 - switching performance 10-17, 10-86 - BE2 10-21 IP status 10-57	- signal	5-7, 6-1, 9-4	- address	5-4, 9-4
Installation 4-1 - module 6-1 Interface module 4-2 - select signal 3-1 Interfacing 4-2 IP outputs 10-7, 10-17, 10-18, Interrupt 7-2, 7-6, 7-8, 7-9, 10-39, 10-42, 10-60, 7-14, 7-15, 7-18, 10-64 7-20, 7-27, 8-4, 8-5, - control 10-55 8-7, 8-8, 8-14, 8-15, - disabling 10-52, 10-55 10-9, 10-35, 10-44, - resetting 10-54 10-61, 10-70, 10-71, - setting 10-54 10-86 - switching performance 10-17, 10-86 - BE2 10-21 IP status 10-57	- values	10-14	- area P area	
Interface module 4-2 - select signal 3-1 Interfacing 4-2 IP outputs 10-7, 10-17, 10-18, Interrupt 7-2, 7-6, 7-8, 7-9, 10-39, 10-42, 10-60, 7-14, 7-15, 7-18, 10-64 7-20, 7-27, 8-4, 8-5, - control 10-55 8-7, 8-8, 8-14, 8-15, - disabling 10-52, 10-55 10-9, 10-35, 10-44, - resetting 10-54 10-61, 10-70, 10-71, - setting 10-54 10-86 - switching performance 10-17, 10-86 - BE2 10-21 IP status 10-57	- voltage range	2-5	- byte	5-2, 5-32
Interfacing 4-2 IP outputs 10-7, 10-17, 10-18, Interrupt 7-2, 7-6, 7-8, 7-9, 10-39, 10-42, 10-60, 7-14, 7-15, 7-18, 10-64 7-20, 7-27, 8-4, 8-5, - control 10-55 8-7, 8-8, 8-14, 8-15, - disabling 10-52, 10-55 10-9, 10-35, 10-44, - resetting 10-54 10-61, 10-70, 10-71, - setting 10-54 10-86 - switching performance 10-17, 10-86 - BE2 10-21 IP status 10-57	Installation	4-1	- module	6-1
Interrupt 7-2, 7-6, 7-8, 7-9, 10-39, 10-42, 10-60, 7-14, 7-15, 7-18, 10-64 7-20, 7-27, 8-4, 8-5, - control 8-7, 8-8, 8-14, 8-15, - disabling 10-9, 10-35, 10-44, - resetting 10-61, 10-70, 10-71, - setting 10-86 - switching performance - BE2 10-21	Interface module	4-2	- select signal	3-1
7-14, 7-15, 7-18, 10-64 7-20, 7-27, 8-4, 8-5, - control 10-55 8-7, 8-8, 8-14, 8-15, - disabling 10-52, 10-55 10-9, 10-35, 10-44, - resetting 10-54 10-61, 10-70, 10-71, - setting 10-54 10-86 - switching performance 10-17, 10-86 - BE2 10-21 IP status 10-57	Interfacing	4-2	IP outputs	10-7, 10-17, 10-18,
7-20, 7-27, 8-4, 8-5, - control 10-55 8-7, 8-8, 8-14, 8-15, - disabling 10-52, 10-55 10-9, 10-35, 10-44, - resetting 10-54 10-61, 10-70, 10-71, - setting 10-54 10-86 - switching performance 10-17, 10-86 - BE2 10-21 IP status 10-57	Interrupt	7-2, 7-6, 7-8, 7-9,		10-39, 10-42, 10-60,
8-7, 8-8, 8-14, 8-15, - disabling 10-52, 10-55 10-9, 10-35, 10-44, - resetting 10-54 10-61, 10-70, 10-71, - setting 10-54 10-86 - switching performance 10-17, 10-86 - BE2 10-21 IP status 10-57		7-14, 7-15, 7-18,		10-64
10-9, 10-35, 10-44, - resetting 10-54 10-61, 10-70, 10-71, - setting 10-54 10-86 - switching performance 10-17, 10-86 - BE2 10-21 IP status 10-57		7-20, 7-27, 8-4, 8-5,	- control	10-55
10-61, 10-70, 10-71, - setting 10-54 10-86 - switching performance 10-17, 10-86 - BE2 10-21 IP status 10-57		8-7, 8-8, 8-14, 8-15,	- disabling	10-52, 10-55
10-86 - switching performance 10-17, 10-86 - BE2 10-21 IP status 10-57		10-9, 10-35, 10-44,	- resetting	10-54
- BE2 10-21 IP status 10-57		10-61, 10-70, 10-71,	- setting	10-54
		10-86	- switching performance	10-17, 10-86
- BE3 10-21	- BE2	10-21	IP status	10-57
	- BE3	10-21		

14-1

6-8

10-11

7-27, 10-77, 11-11

10-34, 11-10, 11-11

10-10, 10-12, 10-14

10-26, 10-27, 10-68

6-1, 10-12, 10-13,

10-37, 10-49, 10-50,

10-53, 10-56, 10-57,

10-62, 10-65, 10-67,

10-69, 10-74, 11-1,

2-4, 2-6, 4-8, 4-9,

4-12, 5-6, 5-7, 6-2,

7-10, 7-13, 7-15

11-2, 11-10

4-10, 5-7

4-10

10-92

2-6

2-6

10-18

10-18

10-51

10-14

11-11

2-6

7-1, 7-16, 7-29,

7-13, 7-15, 7-26,

7-13, 10-34

10-52

10-86

10-11

10-14

10-28

10-28

3-1, 5-1

J

Job request		
- identified		
- identifier		
- number		
- register		
 servicing terminated 		
- terminated		

Κ

KANR

L

Lamp load Library number

Line

- length - monitoring Linear axis LIR Load Loading LOSE

Μ

Machine-readable product designation Master module Maximum value 12-2 Measurement - terminated MES 10-77 MF MF LED 14-1 Missing pulse MLFB Machine-readable product designation Mode 6-1 10-78 - configured Module 6-4, 6-7, 14-2 - address - data 10-85 - firmware 7-25, 8-13, 9-7, 10-32, 10-76 - hardware 7-25, 8-13, 9-7, 10-76 - mounting rack 4-1 - slot 4-1 - start address 7-19, 8-8, 9-5, 10-12,

11-4 11-3 11-11 10-37, 10-61, 10-74, 11-1, 11-4, 11-7 11-1, 11-2, 11-4, 11-5, 11-7, 11-14 11-1 11-3

7-18, 7-19, 8-7, 8-8, 10-85, 10-86

2-6

10-87

7-22, 7-24, 8-10, 8-12, 9-6, 10-89, 10-93 2-3, 2-5, 2-6 7-27 10-6, 10-7, 10-14 10-75 2-6, 4-10, 4-12 10-94 10-21, 10-43, 10-85,

10-76, 10-85 5-3, 5-5 10-47, 10-60, 10-64 2-7, 6-3, 6-5 7-13, 10-34

10-37, 10-86, 11-1

Nibble NPU NPUE - zero mark monitoring Number format - select Number representation - BCD Numerical value **NVER** - additive - relative Ο Offset Open collector - output Output byte - circuitry - current - D1 - D2

Module fault

Ν

Mounting position

Multiprocessor operation

- disable - value - voltage Overrange

Ρ

P area

PAFE

3-1, 3-2, 4-1, 7-18, 7-19, 7-21, 8-7, 8-9, 9-5 6-5, 7-18, 7-19, 7-21, 7-23, 8-7, 8-9, 8-11, 9-4, 9-5, 10-36, 10-85, 10-86, 10-91, 14-1

Parameter	10-86, 10-91, 14-3	Preliminary contact	2-2, 2-4, 4-5, 7-16,
- assignment	7-18, 8-7, 10-85		7-17, 10-41,10-44
 assignment errors 	6-6, 6-7, 7-18, 7-23,	- edge	7-17
	7-25, 8-7, 8-11, 8-13,	- input	7-16
	9-5, 9-7, 14-1, 14-3	- signal	7-16, 7-17, 10-38,
- DBNR	10-75, 10-90		10-39, 10-41, 13-5
- entries	7-18, 8-7, 9-5	Process interrupt	6-2, 7-20
- error flag	6-7	Process state	6-2
- FKT	10-66, 10-75, 10-90	Processing	
- IMP	10-34	- channel 1	12-1
Path	7-3	- channel 2	12-1
PESP	3-1, 4-6	- cycle	7-2
Phase displacement	10-23, 13-1	Processor	6-8
PLC output		Protection type	2-1
- control	10-56	Protocol error	6-6, 14-3
Position	10-3, 10-22, 10-29,	Proximity switch	4-7
	10-75	Pulse	6-1, 6-3, 7-1, 7-4,
- call	10-50		7-16, 7-26
- decoding	6-1, 6-4, 9-4, 11-2,	- acquisition	7-2
	11-4, 11-7	- counting	8-1
- distance value	10-81	- input	2-2, 2-3
- encoder	7-4	- multiplication	7-3
- entry	10-30, 10-31, 10-84	- train	13-2
- number	10-3, 10-4, 10-29,	PY0 (I/O byte 0)	10-36
	10-31, 10-46, 10-47,		
	10-50, 10-57, 10-64,	Q	
	10-66, 10-76, 10-78,	Q area	3-1, 3-2, 4-1
	10-80, 10-83, 10-84,		
	14-4	R	
- select	10-50, 10-51	RAM test	6-6, 14-1
- signalling range	10-4	Range	
- switching range	10-4	- BEE1	10-4, 10-31, 10-44,
Position 0	10-6, 10-52, 10-53,		10-67
	10-76, 10-81	- BEE2	10-4, 10-31, 10-44,
Position data	10-5, 10-29, 10-50,		10-67
	10-64	- BEE3	10-4, 10-31, 10-44,
- for position 0	10-53		10-67
- valid		- limits	10-52
Position value	10-3, 10-4, 10-6,	- overrange	6-2, 7-5, 7-15
	10-29, 10-31, 10-33,	Rapid traverse	10-2, 10-17, 10-18,
	10-52, 10-64, 10-66,		10-54
	10-76, 10-84	Rated voltage	2-4, 2-5
- change	10-65 10-52	Read	2 4, 2 0
Positioning	10-70, 10-72, 10-73	- actual value	10-90
- accuracy	10-21	- cycle	11-2
- interrupting	10-21	- final value	10-90
- procedure	10-50, 10-52	- interrupt request bytes	10-90
•			
PRA	7-21, 8-7, 8-8	- request	11-1
PRA1	7-6, 7-20	- status bit	10-90
PRA1/PRA2	7-18, 7-19, 10-85,		

10-87

REF1	11-14	Shielding	4-6
REF2	8-3, 11-15	- bus	4-6 4-6
REF bit	7-5, 7-6, 7-14, 8-5	Short-circuit	10-33
Reference	10,10,114,00	- in encoder line	10-70
- bit	7-15, 7-20, 8-8, 8-15	Sign	
- signal	2-2, 7-16	- bit	10-10
- tracks	7-1, 7-4, 7-5, 7-8,	Signal	
	7-15, 7-19, 7-20	- acquisition	7-5, 7-13, 7-15, 10-70
Reference point	7-5, 7-15, 7-16, 10-2,	- asymmetrical	13-1
·	10-38, 13-2	- edge	6-1, 13-2, 13-7
- approach	6-1, 7-13, 7-15, 7-16,	- form	13-1, 13-5, 13-7
	7-26, 10-23,	- level	13-1
	10-38 10-41, 10-49,	- length	13-3
	13-6	- sensor	2-4
REFF	11-13	- skew	13-2
- bit	7-16, 7-17, 7-26	- symmetrical	13-1
REFn	11-10, 11-11	Signalling range	7-22, 10-29, 10-31,
Residual current	2-6		10-64
Resolution	7-3, 10-24, 10-25	Sign extension	10-10
- fourfold	10-24	Simultaneity factor	2-6Slave
- single	10-24	- module	5-3, 5-4
- twofold	10-24	Slot	4-1, 4-3, 5-2
Response time	11-2, 12-1 12-4	Socket connector	2-8, 4-4
Restart	6-5	Specification	
 organization block 	6-4, 7-18, 8-7, 9-5,	- position 0	10-52
	10-85	Speed	10-17
- performance	6-5	- change	10-19
- routine	10-90	- control	10-72
- test	7-18, 8-7, 9-5, 10-85	Spurious pulses	10-34
RF1	11-15	Square-wave pulse trains	13-1
RF2	11-15	Standard function block	8-12
RF bit RFn	7-27, 8-15	- initialization Start address	10-75
Ripple	11-11 2-6	Start address	3-1, 3-2, 7-19, 8-8, 9-5, 10-78
RIU	2-0 10-77	Startup	3-1, 5-1
Rotary axis	10-6, 10-7,	Status area	7-2, 7-14, 7-19, 7-21,
	10-14 10-16		7-28, 8-3 8-5, 8-16,
- final value	10-15, 10-83		11-4
Rotary encoder	4-8, 4-9	- read	11-10, 11-14
Rotary table	10-15	Status bit	7-2, 7-4, 7-5, 7-13,
RS 422A	13-1		7-21, 7-23, 7-25,
RUND	10-16, 10-85 10-87		7-26, 8-4, 8-5, 8-11,
			8-13, 8-14, 10-35,
S			10-57, 10-58, 10-76,
Scratch flags	6-4, 7-24, 10-92		11-10, 11-14
Screw fixing	4-4	- BEE1	10-5, 10-32, 10-59,
Screw terminal	4-4		10-79
Set inputs		- BEE2	10-5, 10-32, 10-59,
- collectively	10-17, 10-42		10-79
- separately	10-17, 10-42	- BEE3	10-5, 10-32, 10-59,
SETUP time	13-7		10-79
SG	7-2, 7-4, 7-26, 7-28,	- DA1	10-60, 10-79
	7-29, 8-2, 8-5, 8-14,	- DA2	10-60, 10-79
	8-16, 11-11, 11-15		
SGF	8-5, 11-15		

Status bit - DRBR - MESE - NPUE - RICH - RIUM - SYNC - UEBL - UEBS - ZBEV Status - data - info - register Status flags - evaluate STEP 5 operation - supplementary STEU.POS STRT STRU.POS Stop state Supply voltage Switchbank Switching frequency - an output - range Switching performance - of IP outputs - selection Switching point BEE1 Switch settings Synchronization - cyclic - with external signal - hardware-controlled - options - software-controlled Synchronization bit SYNC Synchronization mode - selection System data - area System operation

7-14, 10-33, 10-60,

10-47, 10-60, 10-79

10-34, 10-60, 10-79

10-5, 10-18, 10-59,

7-16, 10-41, 10-79

10-24, 10-60, 10-79

10-47, 10-60, 10-79

10-79

10-79

9-3

8-5

10-58

10-94

10-90, 10-93

10-85, 10-89

5-1, 5-7, 10-33

10-4, 10-29, 10-31,

5-6, 6-5 2-6, 4-12

2-6 7-11, 7-12

10-64

10-19

10-32

10-58 10-47, 10-48

10-47

10-39

10-1

10-45

10-49

11-15

10-92

10-93

10-38, 10-45

10-9, 10-38

Wiring

5-5

10-17, 10-42

10-32, 10-86

7-15, 7-16, 7-26, 10-38, 10-41, 10-45,

10-60, 10-79

10-59, 10-79

11-2, 11-5, 11-6

6-2, 6-4, 7-1, 10-57

10-66, 10-75, 10-94

8-1, 8-9, 8-14, 11-16

Т

10-70
10-31, 10-71
10-4, 10-35
10-59, 10-62

Test voltage	2-1
Tetrad	10-11
Thermistor	2-7
Three-wire BERO	4-7
Time	
- base	12-1
- critical	11-1
Time-out	5-6
Timing	13-1, 13-2, 13-5, 13-
- diagrams	13-2 13-7
- Z signal	13-3
Timing requirements	13-1, 13-2, 13-4
 asymmetrical signals 	13-4
TIR	10-75
TR	7-5, 7-28
Track	7-7, 7-12, 11-11
- comparison	7-15 7-17
- final value	6-1, 7-18, 7-23, 11-1
- initial value	6-1, 7-5, 7-18, 7-23,
	11-4, 11-12
- limit	7-2, 7-4 7-7,
	7-9 7-13, 7-15,
	7-20, 7-26, 7-28,
	7-29, 11-11
- width	7-10
- write initial value	11-12
Transfer	10-94
Traverse path	7-4, 10-14, 10-15
Traversing range	7-4, 10-14,
0 0	10-24 10-26, 10-2
	10-38, 10-45
Traversing speed	7-9, 7-17, 10-3, 10-7
3 1 1 1	10-16, 10-18, 10-54
- negative	10-43
- positive	10-43, 10-44
- specification	10-56
TRIG	8-4, 8-5, 8-14, 11-14
Two's complement	10-10
v	
Value range	10-14, 10-64
w	
Waiting time	6-8
Wirebreak	6-2, 7-13, 7-21, 7-26
	9-3, 10-33, 10-35,
	10-60, 10-64, 10-70
	2-7

Index

4-4

Write

WIIIe	
- control bit	10-90
- modified distance values	10-90
- modified position values	10-90
- modified zero offset	10-90
- position data for position 0	10-90
- position number	10-90
Write cycle	11-2, 11-7
Write request	11-1
Z	
ZBV	10-77
Zero crossing	6-1, 8-1
Zero mark	7-16, 7-17
- error	7-21, 10-35
- monitoring	6-2, 7-13, 7-27,
	10-34, 10-60, 10-64,
	10-86, 13-2
- position	7-17, 13-6
- pulse	7-15
- signal	7-26, 10-38, 13-1
- Z signal	7-13
Zero offset	6-1, 7-1 7-3, 7-5,
	7-6, 7-15, 7-16, 7-23,
	7-29, 10-26, 10-27,
	10-64, 10-69, 10-76,
	10-82, 11-4, 14-2
- additive	10-68
- relative	10-68
- write	11-12
Zero point	7-16, 10-2, 10-26
- additive	10-27
- monitoring	10-34
- negative	10-15, 10-28
- relative	10-26
- specification	10-28
Z signal	7-16, 10-34, 10-38,
5	13-2, 13-4, 13-6
- timing	13-3
ZYSY	10-47, 10-48
	,

Module Description and Accessories 2

General Technical Specifications 2.1

Climatic Environmental	Conditions	Mechanical Environme	ntal Conditions
Temperature Operation	0 to +55 °C (Intake air tem- perature, measured at the bottom of the module)	Vibration - Tested with	to IEC 68-2-6 10 to 57 Hz, (constant ampli- tude 0,15 mm) 57 to 150 Hz, (constant acceler-
Storage/shipping	- 25 to + 70 °C		ation 2 g)
Temperature change - Operation - Storage/shipping Relative humidity	10 °C/h max. 20 °C/h max. to DIN 40040 15 to 95% (indoors) noncondensing	Shock -Tested with Free Fall - Tested with	IEC 68-2-27 12 shocks (semisinusiodal 15 g/11 ms) IEC 68-2-32 Height of fall 1 m
Atmospheric pressure - Operation - Storage/shipping	860 to 1060 hPa 660 to 1060 hPa	Specifications on IEC/V	/DF safety
Electromagnetic Compa Noise Immunity	atibility (EMC)		
Damped oscillatory wave test (1 MHz) Digital-	to IEC 255-4	Degree of protection - Implementation - Class	to IEC 529 IP 20 I to IEC 536
inputs and outputs Static electricity	1 kV to IEC 801-2 (discharge on all parts accessible to the user during normal operation)	Insulation rating for the digital outputs - Nominal insulation voltalge between electrically independent circuits	to VDE 0160
Test voltage Radiated electro- magnetic field test	2 kV to IEC 801-3 Test field strength	and circuits connected to central ground Test voltage	30 V DC sinusoidal, 50 Hz
Fast-transient burst test Digital- inputs and outputs	3 V/m to IEC 801-4 1 kV	at a rate voltage U _e of the AC or DC circuit of U _e =0 to 50 V	500 V

2.2 **Technical Specifications**

The IP 240 has two independent channels.

In the IP 252 expansion mode, the encoder signals are acquired as in the position decoding and positioning modes. The data relating to pulse inputs for position decoding therefore also apply to the IP 252 expansion.

Current consumption, internal	Max. 0.8 A at 5 V without encoder supply
Weight	Approx. 450 g
Width of the module	1 SPS=20 mm

2.2.1 Position Decoding and Positioning

Pulse inputs Encoders	Incremental encoders with the following characteristics:
- Encoder signals	Two pulse trains displaced by 90° (Channels A and B), one reference signal (Channel Z) The Z signal is evaluated in zero mark monitoring and reference point approach during signal state A="1" and B="1". For the duration of signal Z, states A="1" and B="1" may only occur once (Section 13.1.1).
- Encoder output circuits	<pre>with symmetrical pulse train to RS 422 A or similar, rated encoder voltage 5 V, connection to inputs: A and A, B and B, Z and Z with asymmetrical pulse train, e.g. push-pull, open collector (external pull-up resistors required), rated encoder voltage 24 V, connection to inputs: A*, B*, Z*</pre>
Binary input Encoders	e.g. BERO proximity switches
- Encoder output circuit	Switching to P potential Operating voltage 24 V, connection to input: IN (preliminary contact)

Input frequencies Pulse inputs:

- Symmetrical signals	max. 500 kHz in position decoding and positioning mode max. 200 kHz in IP 252 expansion mode
- Asymmetrical signals	max. 25 kHz for 100 m cable ¹ max. 100 kHz for 25 m cable ¹
Binary input:	max. 100 Hz

2.2.2 Counting

Pulse input Encoders	e.g. incremental encoders
- Encoder output circuit	Switching to P potential, encoder voltage rating 24 V, connection to input: CLK (clock)
Binary input Encoders	e.g. BERO proximity switches
- Encoder output circuit	Switching to P potential, operating voltage 24 V, connection to input: GT (gate)
Input frequencies Pulse input:	max. 25 kHz for 100 m cable ¹ max. 100 kHz for 25 m cable ¹
Binary input:	max. 100 Hz

¹ Max. encoder output resistance 1 k Max. capacitance per unit length 100 pF/m The IP 240 provides two options for connecting sensors to the pulse inputs:

- All sensor signals can be routed to the 15-pin subminiature D socket connectors X2/X4 (Section 4.2.2)
- Clock signals up to 10 kHz can also be routed over the 7-pin plug connectors X3/X5 (Section 4.2.2).

The sensor power supply is only available at the 15-pin subminiature D socket connectors.






Fig. 2-1. Front Connectors



Inputs

Terminals	A and <u>A</u> B and <u>B</u> Z and Z	A* B* Z*	IN (prelim. contact) CLK (CLOCK) GT (GATE)
Encoder signals	Symmetrical (RS 422 A)	Asymmetrical	
Rated voltage	5 V	24 V	24 V
Galvanic isolation	no	no	no

Data for rated voltage	5 V symmetrical pulse train	24 V
Input voltage ranges "0"-Signal "1"-Signal	to RS 422 A	- 30to+ 5.0 V +16 to+ 30 V
Input currents "0" signal "1" signal "1" signal typ.	to RS 422 A	- 16to+ 1.9 mA + 6 to+ 13 mA 8.5 mA
Edge steepness of the input signals	min. 5 V/μs	min. 10 mV/μs
Perm. quiescent current for "0" signal		max. 1.5 mA
Delay time of the input circuit		0.8 to 4 μs
Input resistance		2.6 k
Length of shielded and twisted-pair cable	max. 30 m (100 ft)	max. 100 m (325 ft)
Input circuit	Fig. 2-2a.	Fig. 2-2b.



¹ Inputs A*, B*, Z*, IN, CLK and GT must be set to 24 V level on coding switches S5 and S6 (Section 5.3.2).

a) Encoders to RS 422 A (symmetrical pulse train)

b) 24 V encoder

Fig. 2-2. Block Diagram of the Input Circuit for Encoders to RS 422 A

Digital outputs Number of outputs	4 (2 per channel)
Galvanic isolation in groups of	yes 1
Supply voltage Vp Rating Ripple Permissible range (including ripple)	24 V DC 3.6 V max. 20 to 30 V
Output current for "1" signal	0.5 A max.
Short-circuit protection	Fuse, 0.8 A fast
Voltage induced on circuit interruption limited to	- 23 V
Switching frequency resistive load (24 V/50 mA) (max. 8,5 W) inductive load (time constant max. 50 ms) lamp load (max. 5 W)	200 Hz max. 2 Hz max. 8 Hz max.
Simultaneity factor at 55 °C (Number of outputs simultaneously energized)	100 %
Residual current at "0" signal	1 mA max.
Output voltage at "1" signal	Vp - 3 V min.
Max. length of shielded twisted-pair cable	1000 m (3300 ft)
Rated insulation voltage to VDE 0160 Insulation group tested at	30 V DC C 500 V AC




Fig. 2-3. Block Diagram of the Output Circuit

Encoder supply

The power supply for 5 V encoders taken from the programmable controller's power supply and made available over subminiature D socket connectors X2 and X4 (pins 4 and 10) (Section 4.2.2). If 24 V is needed, the IP 240 must be powered via the external connection on connector X6 provided for this purpose (24 V, 0 V). The 24 V input is connected internally with encoder supply outputs on subminiature D socket connectors X2 and X4 (pin 2) (Section 4.2.2). The external supply voltage is not filtered on the module.

Encoder supply

•	5 V DC	4.75 V to 5.25 V max. 0.8 A total
	Short-circuit protection	Fuse 1.6 A T
•	24 V DC	20 V to 30 V max. 0.6 A total
	Overload protection	PTC thermistor I _{rated} = 0.7 A

Influence of cable length on the encoder supply voltage

If the encoder voltage is provided by the IP 240, the voltage level and the total voltage line crosssection must be such that the voltage on the encoder lies within the stipulated tolerance.

If the supply voltage is not sufficient to supply 5 V DC for the encoder, the encoder must be provided with power from another source. The required voltage can be fed in over the 24 V (L+)/M terminal on connector X6. Note that, when supplying incremental encoders with symmetrical outputs (to RS 422A) from another source, the difference in the earth potential between the encoder and the module electronics may be no more than ± 5 V.

2.3 LEDs

LEDs display the following information:

- Hardware faults on the module (Module Fault = MF),
- The states of the digital outputs (D1 and D2),
- Wirebreaks and short-circuits in the encoders with symmetrical pulse trains (Wire-Break=WB).




Fig. 2-4. LEDs

2.4 (Order	Numbers
-------	-------	---------

2.4 0100			Order No.		
Module without instruction manual			6ES5 240-1AA12		
Adapter casing	for 2 modules in S5-115U		6ES5 491-0LB12		
Manual " "	English German French Italian		6ES5 998-0TB22 6ES5 998-0TB12 6ES5 998-0TB32 6ES5 998-0TB52		
Function block	S				
For the S5-DOS	Position decoding, counting and IP 252 expansion modeFor the S5-DOS operating systemFor the MS-DOS/S5-DOS/MT operating system6ES5 848-8JB026ES5 848-7JB02				
Positioning mode For the S5-DOS operating system For the MS-DOS/S5-DOS/MT operating systems			6ES5 848-8JC02 6ES5 848-7JC02		
Fuse 0.8A 1.6A	5				
Position encoders with symmetrical signals e. g. Siemens, No. 6FC9320					
Connecting cat	bles for 6FC9320-300 position of	decoders 5m 10m 20m 32m	6ES5 705-3BF01 6ES5 705-3CB01 6ES5 705-3CC01 6ES5 705-3CD21		
Connectors	Socket connector, 2-pin (Weidr Socket connector, 7-pin (Weidr				

3 Addressing

The IP 240 module reserves an address space of 16 bytes in the I/O areas. All data are exchanged via these areas, which can be read out and written to by the S5 CPU. The data transfer is handled by a standard function block. It is merely necessary to set the desired starting address and the I/O area (P or Q area) via coding switches on switchbanks S2 and S3 on the module.

For address decoding, the IP 240 needs the memory-I/O select signal PESP in addition to the S5 bus addresses A 0 to A 11.





Fig. 3-1. Locations of the Address Switches

Note

The modules are delivered with a set starting address of 128 in the normal (P) I/O area. Before start-up, make sure that no two modules reserve the same



Use of the IP 240 in expansion units S5-183U, S5-184U, S5-185U and S5-186U

If you use the IP 240 in one of these EUs, set the start address on switchbank S3 as explained above.

Setting the I/O area or the extended I/O area:

- S5-183U and S5-184U expansion units
 - Set the I/O area or the extended I/O area on the interface module.
 - Always put switch 2.5 on the IP in the "off" position.
- S5-185U and S5-186U expansion units
 - Set I/O area or extended I/O area on the interface module.
 - Set I/O area or extended I/O area on the IP.

Note:

The module address must lie in the P area if the IP 240 is to generate process interrupts over I/O byte PY0.

5 Operation

Before startup you must set various coding switches on the module. You can stipulate

- interrupt generation with switchbanks S1 and S2 (Section 5.1)
- disabling of the digital outputs with switchbank S4 (Section 5.2)
- encoder signal matching with switchbanks S5 and S6 (Section 5.3)

The locations of the switchbanks and the fuses are shown in Fig. 5-1. The switch settings in the figure are factory settlings.




Fig. 5-1. Locations of Switchbanks and Fuses

5.1 Settings for Interrupt Generation

The processing of interrupt signals makes it possible to respond rapidly to status changes.

In the SIMATIC S5 programmable controllers, a distinction is made between two types of interrupts:

- "Servicing IRx interrupt circuits" (S5-115U, S5-135U and S5-155U in the 155U mode)
- "Reading I/O byte 0" (S5-150U and S5-155U in the 150U mode).

5.1.1 IRx Interrupt Circuits

The interrupt signal generated on the IP 240 can be routed to the S5-CPU via one of four interrupt circuits IRA to IRD for interrupt processing. The following must be taken into account:


- the possible slots on the IP 240 (4.1.2)
- the capabilities of the programmable controllers and individual CPUs (Table 5-1)
- the required switch settings on the IP 240

PLC	CPU	CPU slot	Serviceable interrupt circuit
S5-115U	941 942, 943, 944		IRA, IRB IRA, IRB, IRC, IRD
S5-135U	922 or 928 922 or 928 922 or 928 922 or 928 922 or 928	11 19 27 35	IRA IRB IRC IRD
S5-155U (155U mode)	946/947, 922 or 928 946/947, 922 or 928 922 or 928 922 or 928	11 51 91 99	IRA IRB IRC IRD

Table 5-1. Allocation of Serviceable Interrupt Circuits

Allocation of coding switches on switchbank S2 to the IRx interrupt circuits

Use coding switches S2.1 to S2.4 to set the IRx interrupt circuit to be used.



Coding switches S2.1 to S2.4

on: the corresponding interrupt circuit is used

off: the corresponding interrupt circuit is not used



If several IP 240 modules use one interrupt circuit, the current interrupt source must be determined by reading the interrupt request bytes of all modules or by additonally evaluating I/O byte 0. This must be taken into account in the STEP 5 program due to the system characteristics of the S5-115U CPUs (Section 5.1.2).

N	ote
•	In the S5-115U, S5-135U and S5-155U, only one of the coding switches S2. S2.4 may be closed at any given time. In the S5-150U, these switches malways be set to "off".
•	If the 6ES5 434-7LA11 digital input module is used in the S5-115U, inter- circuit IRA is already reserved and is no longer available for IP 240 modules.
•	In the S5-135U, interrupt-driven program processing must be level-trigge (this corresponds to the basic settings in DX 0).
•	In the S5-155U (155U mode), the selected interrupt circuit must be set on CPU 946 and enabled additionally in DX 0.

5.1.2 I/O Byte 0 (PY)

In the S5-150U and S5-155U programmable controllers (in the 150 U mode), an interrupt request from up to eight modules is detected by reading I/O byte 0. Evaluation of I/O byte 0 in IP 240 modules is possible only when theses modules are addressed in the P area.

For interrupt generation over an IRx interrupt circuit, the **additional** evaluation of I/O byte 0 enables the use of one interrupt circuit for several IP 240s.

Interrupt generation with I/O byte 0

Each bit in I/O byte 0 can be reserved by **one** module with interrupt capablity. Switches S1.1 to S1.8 on switchbank S1 are available on the IP 240 for this purpose. By defining which bit is to be set for an interrupt signal on the module, the priority can be determined with which the interrupt request is processed if two or more interrupt requests are pending simultaneously. Bit 0.0 has the highest priority and bit 0.7 the lowest.

The module with the highest priority (I/O byte 0.0) is declared to be the master module of the programmable controller. It is used to mask all unassigned bits of I/O byte 0. If an IP 240 is used as the master module, switch S1.1 must be closed ("on" position). Only one other switch on switchbank S1 may be set to "on" to mask the unassigned bits in the I/O byte 0. If several bits in I/O byte 0 are unassigned, the interrupt OBs for the non-masked bits may not be programmed.

On the remaining IP 240 modules, designated as slaves, the switch for the corresponding bit in I/O byte 0 and switch S2.7 must be closed ("on" setting). All other switches on bank S1 must be set to the "off" position.

Switch S2.8 must be closed on both master and slave modules to enable interrupt generation via the I/O byte 0. Only then does the IP 240 make data available when the S5 CPU reads I/O byte 0.





Fig. 5-3. Allocation of Coding Switches on Switchbanks S1 and S2 to Interrupt Generation with I/O Byte 0

The coding switches on banks S1 and S2 shown in Fig. 5.3 have the following meaning:

- on: The corresponding bit of I/O byte 0 is set in response to an interrupt signal on the I/O module. And on a master module: the corresponding bit of I/O byte 0 is not reserved by a slave module.
- on: The I/O module is operated as slave
- off: The I/O module is operated as master
- on: Enabling of interrupt generation over I/O byte 0



Calling the interrupt OBs in the S5-150U and S5-155U (150 mode)

In the S5-150U and S5-155U (150 mode), a change in one of the bits in I/O byte 0 invokes the corresponding interrupt OB at the next block boundary. When you initialize the module with function blocks 167, 169, and 171 (Sections 10.23.2 and 8.3.1), you can set the ABIT parameter to specify whether the interrupt OB is to be invoked after every signal change or only when the bit goes from 0 to1.

ABIT parameter:

ABIT :	KY x,y
--------	--------

- x>0 : The interrupt OB is invoked on every signal change.
- x=0, y=0 to 7 : The interrupt OB is invoked only on a signal change from 0 to 1. Y is the number of the bit in I/O byte 0 which you have set on switchbank S1.

Example for setting the coding switches

Three IP 240s are to be enabled for interrupt generation. One IP 240 is to be operated as master module and the other two as slave 1 and slave 2. Slave 1 is assigned to PY 0.1 and slave 2 to PY 0.2. Bits PY 0.3 to PY 0.6 are reserved by other modules. PY 0.7 is not used and must be masked on the master module or else OB9 must not be programmed.




Fig. 5-4. Settings of the Coding Switches (Example)

If slave 1 and slave 2 generate a process interrupt, the value 06_{H} is stored in PY 0.

Additional evaluation of I/O byte 0 for interrupt generation over the IRx interrupt circuit (S5-115U, S5-135U and S5-155U (155 mode))

I/O byte 0 on the IP 240 can also be scanned when the interrupt is generated over interrupt circuit IRx. Additonal evaluation of I/O byte 0 makes it possible to operate several IP 240s on a single interrupt circuit. When this option is used, however, I/O byte 0 may not be reserved by any other module.

Required switch settings on the IP 240:

- Use the coding switches on bank S1 to determine which bit in I/O byte 0 is to be reserved. (Switch S1.1 corresponds to bit 0.0 etc.)
- Close switches S2.7 and S2.8 ("on" position)

After reading I/O byte 0, only those bits reserved by the IPs must be evaluated.

- a) The interrupt service routine must be programmed in an FB so that it may execute several times.
 - I/O byte 0 must be read once at the beginning of interrupt processing to determine which IP triggered the interrupt.
 - I/O byte 0 must also be read at the end of the interrupt service routine. If a new interrupt request is pending, it must be serviced without exiting the interrupt OB.


Note: Failure to include these steps in the STEP 5 program will block all further interrupt generation on this circuit should a single interrupt fail to be serviced.

b) So that the CPU does not go to the stop state with a time-out, the following sequence of statements must be inserted into OB21 and OB22.

STL OB 21 and OB 22	STL FBn	Explanation
JU FBn NAME: XYZ 	L RS 16 L KH FEFF AW T RS16	This sequence of instructions prevents upda- ting of word 0 in the process input image.
BE	BE	

5.2 Output Inhibit (BASP)

If the S5 CPU goes to the stop mode, this does not affect the IP 240 firmware; the module continues to run in the specified mode and can also activate the digital outputs when the programmable controller is at stop. However, all digital outputs on the IP 240 can be deenergized with an output inhibit (BASP) signal generated by the S5 CPU in the STARTUP and STOP states. The behaviour of the outputs when an output inhibit is applied can be selected via switches 3 and 4 on bank S4 to suit the process. When the BASP signal is revoked, the outputs assume the state stipulated by the IP 240.



on: Output inhibit (BASP) switches the digital outputs to the inactive state off: Output inhibit (BASP) does not affect the states of the outputs



IP 240

5.3 Matching to Encoder Signals

Encoders with 24 V DC signals and encoders which generate signals to the RS 422 A or a similar standard can be connected to the inputs of the IP 240. The user can set coding switches for matching the IP 240 to the encoder signals.

5.3.1 Settings for Symmetrical or Asymmetrical Signals

All incremental encoders whose outputs comply with the RS 422 A standard supply symmetrical signals A, B and Z and their inverted signals. These encoders have line drivers at the outputs, e.g. 26LS31, 75172 or 75174.

All incremental encoders whose outputs produce a 24 V DC level supply asymmetrical signals A^* , B^* and Z^* . These encoders have stages which switch to P potential at the outputs or open collector outputs connected to 24 V via external pull-up resistors.




Fig. 3-6. Setting Switchbank S4 for Symmetrical or Asymmetrical Signals

5.3.2 Settings for Encoder Signal Levels

Input signals A*/CLK, B*/GT, Z* and IN must be set to 24 V DC on switchbank S5 for channel 1 and on switchbank S6 for channel 2.




Fig. 5-7. Setting the Encoder Signal Level on Switchbanks S5 and S6

Siemens AG AUT E 148 Postfach 1963

D-92209 Amberg Federal Republic of Germany

From:

Your Nam	e:
Your Title:	
Company	
Stree	
City,	Zip Code:
Cour	ntry:
Phor	

Please check any industry that applies to you:

Automotive	Pharmaceutical
Chemical	Plastic
Electrical Machinery	Pulp and Paper
Food	Textiles
Instrument and Control	Transportation
Nonelectrical Machinery	Other
Petrochemical	

Remarks Form

Your comments and recommendations will help us to improve the quality and usefulness of our publications. Please take the first available opportunity to fill out this questionnaire and return it to Siemens.

 Title of Your Manual:

 Order No. of Your Manual:

 Edition:

Please give each of the following questions your own personal mark within the range from 1 (very good) to 5 (poor).

- 1. Do the contents meet your requirements?
- 2. Is the information you need easy to find?
- 3. Is the text easy to understand?
- 4. Does the level of technical detail meet your requirements?
- 5. Please rate the quality of the graphics/tables:

Additional	comments:
