# How many high-speed counters (HSCs) are provided by the SIMATIC S7-1200 PLC?

**SIMATIC S7-1200** 

FAQ • March 2010



# Service & Support

Answers for industry.



This entry is from the Service&Support portal of Siemens AG, Sector Industry, Industry Automation and Drive Technologies. The general terms of use (<a href="http://www.siemens.com/terms\_of\_use">http://www.siemens.com/terms\_of\_use</a>) apply.

Clicking the link below directly displays the download page of this document. http://support.automation.siemens.com/WW/view/en/41127453

# Question

How many high-speed counters (HSCs) are provided by the SIMATIC S7-1200 PLC?

## **Answer**

In chapter 1.1you will get informations about the dependency of S7-1200 highspeed counters.

In chapter 1.2 you will get an overview about how to select the right S7-1200 hardware to slove your high-speed counting task (with example).

# **Table of content**

1	SIMAT	FIC S7-1200 High-Speed Counter	4
	1.1	Hardware	4
		Type of counting	4
	1.1.1	Inputs	4
		Operating phase	
	1.1.2	Outputs	
		Frequency	
	1.2	· ·	
	121	Example	8

Hardware

# 1 SIMATIC S7-1200 High-Speed Counter

#### 1.1 Hardware

With the SIMATIC S7-1200 PLC you can use up to 6 high-speed counters.

The number of high-speed counters that you can use depends upon which CPU you use:

Table 1-1

CPU	Max. number of HSCs without signal boards
1211C	3 (HSC_1, HSC_2, HSC_3)
1212C	4 (HSC_1, HSC_2, HSC_3, HSC_4)
1214C	6 (HSC_1, HSC_2, HSC_3, HSC_4, HSC_5, HSC_6)

For any CPU you can install one signal board (SB). Depending on the combination of CPU with SB you can use the following HSCs:

Table 1-2

CPU	SB 1223 2DI/2DO	SB 1223 2DI/2DO 200kHz	SB 1221 4DI 200kHz	SB 1222 4DO 200kHz
1211C	4 (HSC_1, HSC_2, HSC_3, HSC_5)	4 (HSC_1, HSC_2, HSC_3, HSC_5)	5 (HSC_1, HSC_2, HSC_3, HSC_5, HSC_6)	3 (HSC_1, HSC_2, HSC_3)
1212C	5 (HSC_1, HSC_2, HSC_3, HSC_4, HSC_5)	5 (HSC_1, HSC_2, HSC_3, HSC_4, HSC_5)	6 (HSC_1, HSC_2, HSC_3, HSC_4, HSC_5, HSC_6)	4 (HSC_1, HSC_2, HSC_3, HSC_4)
1214C	6 (HSC_1, HSC_2, HSC_3, HSC_4, HSC_5, HSC_6)	6 (HSC_1, HSC_2, HSC_3, HSC_4, HSC_5, HSC_6)	6 (HSC_1, HSC_2, HSC_3, HSC_4, HSC_5, HSC_6)	6 (HSC_1, HSC_2, HSC_3, HSC_4, HSC_5, HSC_6)

#### Type of counting

You can choose between three typs of counting:

- Counting (claimes inputs and enables an external reset input)
- Frequency (claimes inputs and disables an external reset input)
- Axis of motion (claimes outputs for pulse train output (PTO) and claimes HSC to count the pulses)

#### **1.1.1** Inputs

For every HSC, at least one and up to three inputs will be claimed. The maximum number of the claimed inputs depends on the type of counting ("Counting" or "Frequency") and the operating phase (SP = single phase or MP = multi-phase (two phase and AB Quadrature)).

#### **Operating phase**

Table 1-3

In-	SP	MP								
put	Single phase	Two phase	AB Quadrature 1X	AB Quadrature 4X						
1.	CLK	CLK UP	CLK A	CLK A						
2.	[DIR]	CLK DN	CLK B	CLK B						
3.	[R]	[R]	[R]	[R]						

#### **NOTE**

The 3rd input "[R]" is only available for the type of counting: "Counting".

#### Legend

CLK = clock input

[DIR] = optional external direction input

[R] = optional external reset input

CLK UP = clock up input

CLK DN = clock down input

CLK A = clock A input

CLK B = clock B input

The HSCs claim the following CPU inputs (for type of counting: "Counting" or "Frequency"):

Table 1-4

	HSC_1	HSC_2	HSC_3	HSC_4	HSC_5	HSC_6
1.	10.0	10.2	10.4	10.6	I1.0	I1.3
2.	10.1	<mark>10.3</mark>	10.5	<mark>10.7</mark>	l1.1	l1.4
3.	10.3	10.1	<mark>10.7</mark>	10.5	l1.2	l1.5

#### NOTE

Claiming the 2nd and the 3rd input depends on Table 1-3.

The HSCs claim the following signal board inputs as selected (for type of counting: "Counting" or "Frequency"):

#### Hardware

Table 1-5

	HSC_1	HSC_2	HSC_5	HSC_6
1.	14.0	14.2	14.0	14.0
2.	14.1	<mark>14.3</mark>	14.1	<mark>I4.3</mark>
3.	<mark>14.3</mark>	<u>14.1</u>	<mark>I4.3</mark>	14.1

#### **NOTE**

Claiming the 2nd and the 3rd input depends on Table 1-3.

Table 1-5 shows the maximum high-speed counter reservation for signal boards (SB 1221 DC 200 kHz 4xDI).

This signal board allows the use of two HSCs in groups (HSC\_1/HSC\_2, or HSC\_5/HSC\_6).

As you can see by the colored fields in Table 1-4 or Table 1-5, the first input (CLK, CLK UP, or CLK A) is unique, but the second input can overlap with the neighboring "Input 3. [R]". This also depends on the type of counting, the operating phase, and if you need the optional external direction/reset inputs.

#### 1.1.2 Outputs

The S7-1200 CPUs have two pulse generators, which can be used as Pulse-width modulation (PWM) or pulse train output (PTO). To count the pulses in mode PTO (type of counting: Axis of motion) the pulse generators claim specific HSCs and digital outputs as shown in the following table:

Table 1-6

PTO	Default output assignment											
(HSC)	CPU or SB	Pulse	Direction									
PTO 1	Onboard CPU	Q0.0	Q0.1									
(HSC_1)	Signal board	Q4.0	Q4.1									
PTO 2	Onboard CPU	Q0.2	Q0.3									
(HSC_2)	Signal board	Q4.2	Q4.3									

#### **NOTE**

If you configure high-speed counter HSC1 or HSC2 for other counting tasks, these cannot be used by pulse generator PTO1 or PTO2, respectively.

The S7-1200 CPUs with relay outputs are not recommended for PTO. You can use these CPUs with one of the following signal boards with digital outputs:

- SB 1222 4 DO 200kHz
- SB 1223 2DI/2DO
- SB 1223 2DI/2DO 200kHz

### 1.1.3 Frequency

The maximum count and PTO frequency for the high-speed counters is shown in the following table:

Table 1-7

Max. frequ	ency [kHz]	CPU	Signal boards							
High-	Operating	DI/DO	2DI/2DO		200 kHz					
speed counter	phase			2DI/2DO	4DI	4DO				
HSC_1	SP	100/100	30/20-	200/100	200	100				
	MP	80/-	20/-	160/-	160					
HSC_2	SP	100/100			200	100				
	MP	80/-			160					
HSC_3	SP	100/-								
	MP	80/-								
HSC_4	SP	30/-								
	MP	20/-								
HSC_5	SP	30/-	30/-	200/-	200					
	MP	20/-	20/-	160/-	160					
HSC_6	SP	30/-			200					
	MP	20/-			160					

#### Legend

SP = operating phase "single phase"

MP = "multi-phase" (operating phase "two phase" or "AB Quadrature")

frequency "x/y" = maximum input count frequency/ maximum PTO frequency (both in kHz)

Summary

# 1.2 Summary

In Figure 1-1 you will find an overview of the SIMATIC S7-1200 high-speed counters.

To show you how to handle the overview please have a look at the following example:

#### 1.2.1 Example

#### **Automation task**

How many PLCs/Signal Boards are required to use

- 9 HSCs
- with A/B Quadrature and reset input
- (maximum frequency: 80kHz,
- logic 1 level: 24 VDC)?

#### **CPU** selection

Table 1-8

CPU	Description	Picture	Selection		
1.	The S7-1200 CPUs identify digital input voltage from 15 to 26 V as logic signal "1" (-> S7-1200 System Manual).		CPU 1211C, CPU 1212C, CPU 1214C		
2.	3 HSCs are able to count up to 80 kHz in multi-phase mode (without signal boards).	Max. CPU frequency [kHz] DI/DO SP 100/100 HSC_1 MP 80/-SP 100/100 HSC_2 MP 80/-SP 100/-HSC_3 MP 80/-	HSC_1, HSC_2, HSC_3		
3.	To count A/B Quadrature, you need three inputs (CLK A, CLK B, and R) per HSC. For HSC_1, the inputs overlap with HSC_2, therefore you can use only one of the two high-speed counters> We choose HSC_1.	I/Os	HSC_1, HSC_3		
4.	The onboard reset input for HSC_3 is only available with CPU 1212C or CPU 1214C> We choose CPU 1212C.	U 1211C I/Os   10.4   10.5   10.6   10.7 HSC_3   1   2   [R]	CPU 1212C		

We choose CPU 1212C with HSC\_1 and HSC\_3.

#### **SB** selection

Table 1-9

SB	Description	Picture	Selection
1.	To count A/B Quadrature with external reset you need three inputs (CLK A, CLK B and R) per HSC. So you have to use a signal board with at least 3 inputs.	4DI 200kHz 2DI / (200  4.3  4.2  4.1  4.0	SB 1221 DC 200kHz 4xDI
2.	SB 1221 DC 200 kHz 4xDl can be used in groups (HSC_1 and HSC_2, or HSC_5 and HSC_6)> We choose HSC_5 and HSC_6.	4D  200kHz   WOS	HSC_5, HSC_6
3.	For HSC_5 the SB inputs overlap with HSC_6; therefore you can use only one of them> We choose HSC_5.	4D  200kHz   I/Os	HSC_5
4.	With the SB 1221 DC 200 kHz 4xDI, you can count up to 160 kHz in multi-phase mode.	Max.         Signal boar           frequency         200 kHz           [kHz]         2Dl/2DO 4Dl           SP         200/-         200           HSC_5 MP         160/-         160	
5.	The SB 1221 DC 200 kHz 4xDI is available with 5V or 24V signal input> We choose SB 1221, 4DI, 24VDC 200 kHz.		SB 1221, 4DI, 24VDC 200kHz

We choose SB 1221, 4DI, 24VDC 200 kHz with HSC\_5.

#### Result

You can choose CPU 1212C or CPU1214C with an SB 1221, 4DI, 24VDC 200 kHz to use 3 HSCs to count 3 A/B Quadratures with reset input (maximum frequency: 80 kHz, logic 1 level: 24 VDC).

Thus, you need 3 CPUs with an SB1221 each to solve the automation task.

Figure 1-1

Figure 1-																										
						ln	puts	(Co	untii	ng / I	Frequ	uend	;y)		Outputs (Axis of motion)											
	CPU													Signal boards				all	all CPUs with DC							
	· · · · · · · · · · · · · · · · · · ·											CF	<sup>2</sup> U 12	214C	C 4DI 200kHz				4DO 200kHz				outputs			
	CPU 1212C											l		:	2DI /	2DO										
					U 12									(200			•	kHz)								
I/Os	10.0	10.1	10.2 I	0.3	10.4	10.5	10.6	10.7	11.0	11.1	11.2	11.3	11.4	11.5	14.3	14.2	14.1	14.0	Q4.0	Q4.1	Q4.2	Q4.3	Q0.0	Q0.1	Q0.2	Q0.3
HSC_1	1	2		[R]											[R]		2	1	CLK	DIR			CLK	DIR		
HSC_2		[R]	1	2											2	1	[R]				CLK	DIR			CLK	DIR
HSC_3					1	2		[R]																		
HSC_4						[R]	1	2																		
HSC_5									1	2	[R]				[R]		2	1								
HSC_6												1	2	[R]	2	1	[R]									
																		PT	01	PT	02	PT	01	PT	O2	
Rules:												7							0	pera	ting p	hase				
1. For	eve	ry H	ISC,	onl	y on	e in	/ou	t are	∍ас	an k	e e	ШL	Legend Single phase				Two phase				AB Quadrature					
choos	en (	CPL	J inp	uts,	, SB	inp	uts	, SB	ou	tput	s, o	rlI	1 CLK CLK UI					P	CLK A							
CPU D	C o	utpi	uts).									II	2			[DIR] CLK DN CLK B										
2. Eve	ry ir	put	can	be	use	d w	ith (	only	one	e HS	SC.	11_	[R]		optional external reset input (only for "counting")					'ን						
Ma	x.	$\top$	CPU	Т		s	igna	al bo	arc	ls		<b>1</b> L	CLF	_							k inp		_			
frequ	enc	,					Ĭ			00 kHz DIR				direction input (for "axis of motion")												
[kH	z]		DI/DC	) 2	D1/2	2DO	2D	1/2D	0 4	IDI	4DC	_	[DIF	_	optional external direction input (for "single phase")  clock up input (for "two phase")								e'')			
	SI	7 10	00/10	0	30/	20	20	0/10	0 2	200	100		LK	_							_	r ''two				
HSC_		_	80/-		20	1-	1	160/-		160		41-7	CLK	_								3 qua				
	SI		00/10	0					_	200	100	_	CLK	_								3 qua				
HSC_2			80/-	$\perp$						160		41	SP	_							le ph					
	SI	_	100/-	_								41	MP	- 1		N	1ulti	-pha	se (T			/AB	Quad	Iratu	re)	
HSC_3			80/-	+					_			4										all CP				
	SI	_	30/-	+					$\perp$			4					pos					2C / 0			3	
HSC_4			20/-	+			<u> </u>					41_						•				CPU				
	SI	_	30/-	+	30		_	200/-	_	200		╢		_								1221				
HSC_	SI		20/-	+	20	<i>y-</i>	1	160/-	_	200					рс							1222				00
uco d	_		30/-	+					_	$\rightarrow$												21 DC				
HSC_6 MP 20/- 160											only possible with SB 1222 DC 200kHz 4xDO															