FUNCTIONALITY

SIMATIC

S7-1500, S7-1500R/H, ET 200SP,
ET 200pro

Cycle and response times

Edition 10/2018

support.industry.siemens.com
# Cycle and response times of the S7-1500R/H redundant system (5)

<table>
<thead>
<tr>
<th>Page</th>
<th>Section</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>Preface</td>
</tr>
<tr>
<td>2</td>
<td>Program execution</td>
</tr>
<tr>
<td>3</td>
<td>Cyclic program execution</td>
</tr>
<tr>
<td>4</td>
<td>Event-driven program execution</td>
</tr>
<tr>
<td>5</td>
<td>Cycle and response times of the S7-1500R/H redundant system</td>
</tr>
</tbody>
</table>
Legal information

Warning notice system

This manual contains notices you have to observe in order to ensure your personal safety, as well as to prevent damage to property. The notices referring to your personal safety are highlighted in the manual by a safety alert symbol, notices referring only to property damage have no safety alert symbol. These notices shown below are graded according to the degree of danger.

⚠️ DANGER
indicates that death or severe personal injury will result if proper precautions are not taken.

⚠️ WARNING
indicates that death or severe personal injury may result if proper precautions are not taken.

⚠️ CAUTION
indicates that minor personal injury can result if proper precautions are not taken.

NOTICE
indicates that property damage can result if proper precautions are not taken.

If more than one degree of danger is present, the warning notice representing the highest degree of danger will be used. A notice warning of injury to persons with a safety alert symbol may also include a warning relating to property damage.

Qualified Personnel

The product/system described in this documentation may be operated only by personnel qualified for the specific task in accordance with the relevant documentation, in particular its warning notices and safety instructions. Qualified personnel are those who, based on their training and experience, are capable of identifying risks and avoiding potential hazards when working with these products/systems.

Proper use of Siemens products

Note the following:

⚠️ WARNING
Siemens products may only be used for the applications described in the catalog and in the relevant technical documentation. If products and components from other manufacturers are used, these must be recommended or approved by Siemens. Proper transport, storage, installation, assembly, commissioning, operation and maintenance are required to ensure that the products operate safely and without any problems. The permissible ambient conditions must be complied with. The information in the relevant documentation must be observed.

Trademarks

All names identified by ® are registered trademarks of Siemens AG. The remaining trademarks in this publication may be trademarks whose use by third parties for their own purposes could violate the rights of the owner.

Disclaimer of Liability

We have reviewed the contents of this publication to ensure consistency with the hardware and software described. Since variance cannot be precluded entirely, we cannot guarantee full consistency. However, the information in this publication is reviewed regularly and any necessary corrections are included in subsequent editions.
Preface

Purpose of the documentation

The controller offers various options for program execution with different run priorities. Cyclic-driven and time-driven program execution have the largest share. The response times of a controller are therefore significantly determined by the processing cycles.

There is also the possibility of event-driven program execution. The event-driven program execution is normally limited to a few selected events.

This manual provides information on the following topics:

- Types of program execution
- Run priorities
- Cycle and response times, and the influences to which they are subject
- Configuration options for the optimization of your user program

Basic knowledge required

The following knowledge is required in order to understand the documentation:

- General knowledge of automation technology
- Knowledge of the SIMATIC industrial automation system
- Knowledge of the use of Windows-based computers
- Knowledge of working with STEP 7

Conventions

STEP 7: In this documentation, "STEP 7" is used as a synonym for all versions of the configuration and programming software "STEP 7 (TIA Portal)".

Please also observe notes marked as follows:

**Note**

A note contains important information on the product described in the documentation, on the handling of the product or on the section of the documentation to which particular attention should be paid.
Scope of the documentation

This documentation mainly covers the description of the CPU components of the cycle and response times of the following systems:

- S7-1500 automation system
- S7-1500R/H redundant system
- ET 200SP distributed I/O system
- CPU 1516pro-2 PN of the ET 200pro distributed I/O system

You can find links to more information on the ET 200MP, ET 200SP and ET 200pro distributed I/O systems at the corresponding points in this manual.

What's new in edition 10/2018 as compared to edition 09/2016?

<table>
<thead>
<tr>
<th>What's new?</th>
<th>What are the customer benefits?</th>
<th>Where can I find information?</th>
</tr>
</thead>
<tbody>
<tr>
<td>Changed contents</td>
<td>Scope of the function manual expanded to include CPUs of the S7-1500R/H redundant system</td>
<td>Section Cycle and response times of the S7-1500R/H redundant system (Page 51)</td>
</tr>
<tr>
<td></td>
<td>The determination of the cycle and response times of the S7-1500R/H redundant system follows the same principle as for the CPUs of the S7-1500 automation system.</td>
<td></td>
</tr>
</tbody>
</table>

What's new in the 09/2016 edition compared to the 02/2014 edition?

<table>
<thead>
<tr>
<th>What's new?</th>
<th>What are the customer benefits?</th>
<th>Where can I find information?</th>
</tr>
</thead>
<tbody>
<tr>
<td>Changed contents</td>
<td>Scope of the function manual expanded to include the CPUs of the ET 200SP distributed I/O system and CPU 1516pro-2 PN of the ET 200pro distributed I/O system</td>
<td>Starting from section Program execution (Page 13)</td>
</tr>
<tr>
<td></td>
<td>Functions that you will be familiar with from the SIMATIC S7-1500 CPUs are implemented in CPUs in other designs (ET 200SP) and in the CPU 1516pro-2 PN (degree of protection IP 65, IP 66 and IP 67).</td>
<td></td>
</tr>
</tbody>
</table>

Recycling and disposal

For environmentally friendly recycling and disposal of your old equipment, contact a certified electronic waste disposal company and dispose of the equipment according to the applicable regulations in your country.
Security Information

Siemens provides products and solutions with industrial security functions that support the secure operation of plants, systems, machines and networks.

In order to protect plants, systems, machines and networks against cyber threats, it is necessary to implement – and continuously maintain – a holistic, state-of-the-art industrial security concept. Siemens' products and solutions constitute one element of such a concept.

Customers are responsible for preventing unauthorized access to their plants, systems, machines and networks. Such systems, machines and components should only be connected to an enterprise network or the internet if and to the extent such a connection is necessary and only when appropriate security measures (e.g. firewalls and/or network segmentation) are in place.

For additional information on industrial security measures that may be implemented, please visit [https://www.siemens.com/industrialsecurity].

Siemens' products and solutions undergo continuous development to make them more secure. Siemens strongly recommends that product updates are applied as soon as they are available and that the latest product versions are used. Use of product versions that are no longer supported, and failure to apply the latest updates may increase customers' exposure to cyber threats.

To stay informed about product updates, subscribe to the Siemens Industrial Security RSS Feed under [https://www.siemens.com/industrialsecurity].

Siemens Industry Online Support

You can find current information on the following topics quickly and easily here:

- **Product support**
  
  All the information and extensive know-how on your product, technical specifications, FAQs, certificates, downloads, and manuals.

- **Application examples**
  
  Tools and examples to solve your automation tasks – as well as function blocks, performance information and videos.

- **Services**
  
  Information about Industry Services, Field Services, Technical Support, spare parts and training offers.

- **Forums**
  
  For answers and solutions concerning automation technology.

- **mySupport**
  
  Your personal working area in Industry Online Support for messages, support queries, and configurable documents.

  This information is provided by the Siemens Industry Online Support in the Internet [https://support.industry.siemens.com].
Industry Mall

The Industry Mall is the catalog and order system of Siemens AG for automation and drive solutions on the basis of Totally Integrated Automation (TIA) and Totally Integrated Power (TIP).

You can find catalogs for all automation and drive products on the Internet [https://mall.industry.siemens.com].
# Table of contents

<table>
<thead>
<tr>
<th>Section</th>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>Preface</td>
<td>........................................................................................................</td>
<td>3</td>
</tr>
<tr>
<td>1</td>
<td>Documentation guide ........................................................................</td>
<td>8</td>
</tr>
<tr>
<td>2</td>
<td>Program execution ...........................................................................</td>
<td>13</td>
</tr>
<tr>
<td>2.1</td>
<td>Principle of operation ...................................................................</td>
<td>13</td>
</tr>
<tr>
<td>2.2</td>
<td>Overload behavior .........................................................................</td>
<td>16</td>
</tr>
<tr>
<td>3</td>
<td>Cyclic program execution ................................................................</td>
<td>20</td>
</tr>
<tr>
<td>3.1</td>
<td>Cycle ............................................................................................</td>
<td>21</td>
</tr>
<tr>
<td>3.2</td>
<td>Cycle time ....................................................................................</td>
<td>24</td>
</tr>
<tr>
<td>3.2.1</td>
<td>Different cycle times ....................................................................</td>
<td>24</td>
</tr>
<tr>
<td>3.2.2</td>
<td>Influences on the cycle time .....................................................</td>
<td>28</td>
</tr>
<tr>
<td>3.2.2.1</td>
<td>Update time for process image partitions ....................................</td>
<td>28</td>
</tr>
<tr>
<td>3.2.2.2</td>
<td>User program execution time .......................................................</td>
<td>31</td>
</tr>
<tr>
<td>3.2.2.3</td>
<td>Extension of cycle time due to communication load .......................</td>
<td>36</td>
</tr>
<tr>
<td>3.2.2.4</td>
<td>Special consideration when PROFINET IO communication is configured on the 2nd PROFINET interface (X2)</td>
<td>38</td>
</tr>
<tr>
<td>3.3</td>
<td>Time-driven program execution in cyclic interrupts ......................</td>
<td>40</td>
</tr>
<tr>
<td>3.4</td>
<td>Response time for cyclic and time-driven program execution ..........</td>
<td>42</td>
</tr>
<tr>
<td>3.5</td>
<td>Summary of response time with cyclic and time-controlled program execution</td>
<td>45</td>
</tr>
<tr>
<td>4</td>
<td>Event-driven program execution ..................................................</td>
<td>47</td>
</tr>
<tr>
<td>4.1</td>
<td>Response time of the CPUs when program execution is event-controlled</td>
<td>47</td>
</tr>
<tr>
<td>4.2</td>
<td>Process response time when program execution is event-driven ..........</td>
<td>49</td>
</tr>
<tr>
<td>5</td>
<td>Cycle and response times of the S7-1500R/H redundant system ..........</td>
<td>51</td>
</tr>
<tr>
<td>5.1</td>
<td>Introduction .................................................................................</td>
<td>51</td>
</tr>
<tr>
<td>5.2</td>
<td>Maximum cycle time and time errors ...........................................</td>
<td>52</td>
</tr>
<tr>
<td>5.3</td>
<td>Influences on the cycle time of the S7-1500R/H redundant system ....</td>
<td>54</td>
</tr>
<tr>
<td>5.3.1</td>
<td>Influences on the cycle time in RUN-Solo system state ..................</td>
<td>54</td>
</tr>
<tr>
<td>5.3.2</td>
<td>Influences on the cycle time in SYNCUP system state ...................</td>
<td>55</td>
</tr>
<tr>
<td>5.3.3</td>
<td>Influences on the cycle time in RUN-Redundant system state ..........</td>
<td>59</td>
</tr>
<tr>
<td>5.3.4</td>
<td>Influences on the cycle time when a CPU fails ............................</td>
<td>63</td>
</tr>
<tr>
<td>5.4</td>
<td>Response time of R/H CPUs ..........................................................</td>
<td>66</td>
</tr>
<tr>
<td>5.5</td>
<td>Timetables for the RUN-Redundant system state ............................</td>
<td>69</td>
</tr>
<tr>
<td>Glossary</td>
<td>........................................................................................................</td>
<td>72</td>
</tr>
<tr>
<td>Index</td>
<td>........................................................................................................</td>
<td>77</td>
</tr>
</tbody>
</table>
The documentation for the SIMATIC S7-1500 automation system, for CPU 1516pro-2 PN based on SIMATIC S7-1500, and for the distributed I/O systems SIMATIC ET 200MP, ET 200SP and ET 200AL is divided into three areas. This division allows you easier access to the specific information you require.

**Basic information**

System manuals and Getting Started manuals describe in detail the configuration, installation, wiring and commissioning of the SIMATIC S7-1500, ET 200MP, ET 200SP and ET 200AL systems; use the corresponding operating instructions for CPU 1516pro-2 PN. The STEP 7 online help supports you in configuration and programming.

**Device information**

Product manuals contain a compact description of the module-specific information, such as properties, terminal diagrams, characteristics and technical specifications.
General information

The function manuals contain detailed descriptions on general topics such as diagnostics, communication, Motion Control, Web server, OPC UA.

You can download the documentation free of charge from the Internet (https://support.industry.siemens.com/cs/ww/en/view/109742705).

Changes and additions to the manuals are documented in product information sheets.

You will find the product information on the Internet:


Manual Collections

The Manual Collections contain the complete documentation of the systems put together in one file.

You will find the Manual Collections on the Internet:

- S7-1500/ET 200MP [https://support.industry.siemens.com/cs/ww/en/view/86140384]
- ET 200SP [https://support.industry.siemens.com/cs/ww/en/view/84133942]

"mySupport"

With "mySupport", your personal workspace, you make the best out of your Industry Online Support.

In "mySupport", you can save filters, favorites and tags, request CAx data and compile your personal library in the Documentation area. In addition, your data is already filled out in support requests and you can get an overview of your current requests at any time.

You must register once to use the full functionality of "mySupport".

You can find "mySupport" on the Internet [https://support.industry.siemens.com/My/ww/en].

"mySupport" - Documentation

In the Documentation area in "mySupport" you can combine entire manuals or only parts of these to your own manual.

You can export the manual as PDF file or in a format that can be edited later.

You can find "mySupport" - Documentation on the Internet [https://support.industry.siemens.com/My/ww/en/documentation].
"mySupport" - CAx data

In the CAx data area in "mySupport", you can access the current product data for your CAx or CAe system.

You configure your own download package with a few clicks.

In doing so you can select:

- Product images, 2D dimension drawings, 3D models, internal circuit diagrams, EPLAN macro files
- Manuals, characteristics, operating manuals, certificates
- Product master data

You can find "mySupport" - CAx data on the Internet [https://support.industry.siemens.com/my/ww/en/CAxOnline].

Application examples

The application examples support you with various tools and examples for solving your automation tasks. Solutions are shown in interplay with multiple components in the system - separated from the focus on individual products.

You will find the application examples on the Internet [https://support.industry.siemens.com/sc/ww/en/sc/2054].

TIA Selection Tool

With the TIA Selection Tool, you can select, configure and order devices for Totally Integrated Automation (TIA).

This tool is the successor of the SIMATIC Selection Tool and combines the known configurators for automation technology into one tool.

With the TIA Selection Tool, you can generate a complete order list from your product selection or product configuration.

You can find the TIA Selection Tool on the Internet [https://w3.siemens.com/mcms/topics/en/simatic/tia-selection-tool].
SIMATIC Automation Tool

You can use the SIMATIC Automation Tool to run commissioning and maintenance activities simultaneously on different SIMATIC S7 stations as a bulk operation, independently of the TIA Portal.

The SIMATIC automation tool provides a variety of functions:

- Scanning of a PROFINET/Ethernet plant network and identification of all connected CPUs
- Address assignment (IP, subnet, gateway) and station name (PROFINET device) to a CPU
- Transfer of the date and programming device/PC time converted to UTC time to the module
- Program download to CPU
- Operating mode switchover RUN/STOP
- CPU localization by means of LED flashing
- Reading out CPU error information
- Reading of CPU diagnostic buffer
- Reset to factory settings
- Updating the firmware of the CPU and connected modules


PRONETA

With SIEMENS PRONETA (PROFINET network analysis), you analyze the plant network during commissioning. PRONETA features two core functions:

- The topology overview independently scans PROFINET and all connected components.
- The IO check is a fast test of the wiring and the module configuration of a plant.

SINETPLAN

SINETPLAN, the Siemens Network Planner, supports you in planning automation systems and networks based on PROFINET. The tool facilitates professional and predictive dimensioning of your PROFINET installation as early as in the planning stage. In addition, SINETPLAN supports you during network optimization and helps you to exploit network resources optimally and to plan reserves. This helps to prevent problems in commissioning or failures during productive operation even in advance of a planned operation. This increases the availability of the production plant and helps improve operational safety.

The advantages at a glance

- Network optimization thanks to port-specific calculation of the network load
- Increased production availability thanks to online scan and verification of existing systems
- Transparency before commissioning through importing and simulation of existing STEP 7 projects
- Efficiency through securing existing investments in the long term and optimal exploitation of resources

You can find SINETPLAN on the Internet [https://www.siemens.com/sinetplan](https://www.siemens.com/sinetplan).
2.1 Principle of operation

Introduction

You often program your user program with a cyclic OB, usually in OB 1. With complex applications, problems are often encountered in complying with the response times required by the application. You can often meet the response time requirements by splitting the user program up into several parts with different response time requirements. The CPU offers a number of different OB types for this purpose, the properties (priority, frequency, etc.) of which can be adapted to meet your requirements.

Program organization

You can choose from the following types of program execution for running your user program:

Program execution in the cyclic program of the CPU:

The CPU executes the user program cyclically. When the execution has reached the end of a cycle, the program execution starts again in the next cycle. In the simplest case, you execute the entire user program in the cyclic program of the CPU. All tasks in the user program are then processed with equal rank. This also results in the same response times for all tasks.

In addition to program execution in the cyclic program, there is time-driven and event-driven program execution.

Time-driven execution:

In a complex user program, there are frequently portions with different response time requirements. You can optimize the response times by taking advantage of these differences in the requirements. To do so, you can break down the program parts with higher response time requirements into higher-priority OBs with shorter cycles, for example cyclic interrupt OBs.

The execution of these parts can thus occur at different frequencies and with different priorities.

Event-driven execution:

Depending on the I/O modules used, you can configure hardware interrupts for specific process events (such as an edge change of a digital input) that result in the call of the assigned hardware interrupt OB. The hardware interrupts have a higher priority and interrupt the cyclic program of the CPU. You can achieve very short response times in the CPU with hardware interrupts by directly triggering program execution.

Keep in mind that the time characteristics of your application becomes less predictable with intense use of hardware interrupts. The reason for this is that the time at which the triggering events occur can result in drastically different response times.

Tip: Use hardware interrupts only for a few selected events.

Special consideration for hardware interrupts: If you have assigned an OB to an event (hardware interrupt), the OB then has the priority of the event.
Using process image partitions

If you have distributed a program over various OBs, for example, due to different response time requirements, it is advisable and often necessary to assign the update of the used I/O data directly to these OBs. You can use process image partitions for this purpose.

You group the input and output data in a process image partition according to their use in the program and assign the data to the OB.

A process image partition of the inputs (PIPI) permits the associated input data for an OB program to be updated immediately before the OB program starts.

A process image partition of the outputs (PIPQ) permits the output data associated with an OB program to become effective on the outputs immediately after the OB program runs.

You have 32 (0 … 31) process image partitions at your disposal. The I/O is assigned to the process image partition 0 by default (setting: "Automatic update"). Process image partition 0 is permanently assigned to cyclic execution.

You have to configure the "system-side update of process image partitions". You can find additional information on configuration of process image partitions in the online help for STEP 7 under the keyword "Assign process image/process image partition".

Interruptibility of program execution

Each organization block is processed according to the priority it has been assigned. You can adapt the priority according to the response time requirements for most organization blocks.

All cycle OBs always have the lowest priority of 1. The highest priority is 26.

Communication tasks always have priority 15. If necessary, you can change the priority of your blocks and select a higher priority than the communication.

Organization blocks or system activities with higher priority interrupt organization blocks or system activities with lower priority. Organization blocks or system activities with higher priority interrupt thus extend the runtime of the interrupted organization blocks or system activities. If two pending tasks have the same priority, these tasks are processed in the order in which the tasks occurred.

---

**Note**

**Higher priority OBs**

Communication functionality is strongly influenced by too many and/or runtime-intensive OBs with a priority > 15.

When using OBs with a priority > 15, you should therefore consider the runtime load that they cause.
Reference

You can find additional information on the subject of "priorities" in the "Events and OBs" section of the following manuals:

- S7-1500 automation system

- S7-1500R/H redundant system

- ET 200SP distributed I/O system


You can find additional information on organization blocks and their priorities for Motion Control in the S7-1500T Motion Control
2.2 Overload behavior

CPU overload behavior

An occurring event triggers the execution of the associated OB. Depending on the OB priority and the current processor load, a time delay may occur before the OB is executed when there is an overload. The same event can therefore occur once or several times before the user program processes the OB belonging to the preceding event. The CPU handles such a situation as follows: The operating system queues the events in the queue associated with their priority in the order of their occurrence. The CPU then takes the oldest event for the highest priority and processes the associated OB. After the OB has been processed, the CPU processes the OB for the next event.

To control temporary overload situations, you can limit the number of queued events that originate from the same source. The next event is discarded as soon as the maximum number of pending triggers of a specific cyclic interrupt OB, for example, is reached.

Overload occurs when similar events occur faster than the CPU can process these events. Similar events are events from a single source, such as start events for a specific cyclic interrupt OB.

Configuration of the overload response

In the properties of an organization block in which an overload can occur, you can select the response to the overload response under "Attributes" and "Event queuing".

![Configuration of the overload response in the block properties](image)
Events to be queued

The OB parameter "Events to be queued" is used to specify how many similar events the operating system places in the associated queue and therefore post-processes. If this parameter has the value 1, for example, exactly one event is stored temporarily.

If the maximum number of similar start events is reached in the queue, each additional start event is only counted and subsequently discarded. During the next scheduled processing of the event, the CPU provides the number of discarded start events in the "Event_Count" input parameter (in the start information). You can then react appropriately to the overload situation. The CPU then resets the counter for lost events to zero.

Note

Post-processing of cyclic events is often not desirable, as this can lead to an overload with OBs of the same or lower priority. Therefore, it is generally advantageous to discard similar events and to react to the overload situation during the next scheduled OB processing. A low value of the "Events to be queued" parameter mitigates an overload situation.

To ensure that the CPU processes the OB of at least one queued event, the minimum number of events to be queued is "1". The maximum number of events that can be queued is "12".

Report event overflow into diagnostic buffer

If the CPU first discards a start event of a cyclic interrupt OB, for example, its further behavior depends on the OB parameter "Report event overflow into diagnostic buffer". If you have selected the check box, the CPU enters the event DW#16#0002:3507 in the diagnostic buffer for the overload situation at this event source. If an overload situation occurs again (overflow counter changes from 0 to 1), another diagnostic buffer entry is made at the next OB end.

Enable time error

The cyclic interrupt OB parameter "Enable time error" is used to specify whether the CPU is to call a time error OB when a specific overload level is reached for similar events. You use the OB parameter "Enable time error" to program a reaction to an overload before the limit for similar events is reached. The reaction occurs before the CPU discards similar events.

By default, the "Enable time error" parameter is not set.

Event threshold for time error

Select the "Enable time error" check box to enable the "Event threshold for time error" OB parameter. You use the "Event threshold for time error" OB parameter to specify how many similar events in the queue are permitted before the CPU calls a time error OB.

The following value range applies to the "Event threshold for time error" parameter: 
1 ≤ "Event threshold for time error" ≤ "Events to be queued".
Example 1

The following example shows the response of the CPU when multiple similar events occur faster than the CPU can process the associated OBs. In example 1, the user selected the following parameter assignment:

![Figure 2-2 Example of parameter assignment for the overload behavior](image)

The figure below shows the processing sequence as soon as an event calls an associated OB.

![Figure 2-3 Example 1](image)

As soon as an occurring event calls an OB, the event occupies a slot of the OB. The occupied slot is free again as soon as the CPU has processed the event. If the CPU has not completed processing the OB of an occurring event, additional occurring events each occupy an additional slot of the OB during this time. As soon as this number exceeds the configured number of events to be queued, these events are discarded and counted by the overflow counter. When an OB which takes a long time to run is completed, the CPU creates an entry in the diagnostic buffer and sets the overflow counter to zero (①). After the CPU has processed this long-running OP, the CPU then processes the OBs of the events that are queued one after the other. At the next new occurring event, the CPU writes the previous value of the reset overflow counter to the start information of the OB. The CPU then processes the OB (②).
Example 2

In example 2, the user has selected the following parameter assignment:

![Parameter Assignment](image1)

Contrary to example 1, the CPU in example 2 requests a time error as soon as the configured event threshold has been exceeded. An additional time error can then only occur if all slots of the OB have been free once in the meantime.

![Example 2](image2)
Cyclic program execution

Validity

The statements of the section "Cyclic program execution" apply to the CPU components of the following systems:

- S7-1500 automation system
- ET 200MP and ET 200SP distributed I/O systems
- CPU 1516pro-2 PN of the ET 200pro distributed I/O system
- S7-1500R/H redundant system (in RUN-Solo system state)

In RUN-Redundant system state, the statements of section "Cycle and response times of the S7-1500R/H redundant system (Page 51)" apply.

Restrictions

With the S7-1500R/H redundant system, there are restrictions compared to the S7-1500 automation system. The S7-1500R/H redundant system does not support all hardware properties and firmware functions of the S7-1500 automation system (for example, it does not support PROFIBUS DP, central I/O, web server, etc.).

The restrictions are described in the S7-1500R/H redundant system [https://support.industry.siemens.com/cs/ww/en/view/109754833] system manual.
3.1 Cycle

Definition of cycle

A cycle includes the following sections:

- Update of process image partition 0 of the outputs (PIPQ 0)
- Automatic update of the process image partition 0 of the inputs (PIPI 0)
- Execution of the cyclic program

The process image partition 0 is automatically updated in the cycle. You assign the I/O addresses to these process image partitions (PIPI 0/PIPQ 0) when you configure the I/O modules via the "Automatic update" setting (default).

Figure 3-1 Assigning I/O addresses to process image partitions
The figure below illustrates the phases that are passed through during a cycle. In the example below the user has configured a minimum cycle time. Updating of the process image partitions and processing of the cyclic program is completed before the end of the configured minimum cycle time. Therefore, the CPU waits until the configured minimum cycle time has expired before the next program cycle starts.

1. The operating system starts measurement of the cycle time.
2. The CPU writes the states from the process image output to the output modules.
3. The CPU reads the status of the inputs at the input modules and writes the input data to the process image input.
4. The CPU processes the user program and executes the instructions specified in the program.
5. The CPU updates the process image partitions and processes the cyclic program.
6. Wait phase until end of configured minimum cycle time
7. The operating system restarts the monitoring of the maximum cycle time, evaluates the calculated cycle time, and starts the new measurement.

Figure 3-2 Cycle
**Cycle control point**

When the cycle control point is reached, the CPU has completed the cycle program and is no longer executing OBs. All user data are consistent at this time. Requirement is that no communication that modifies user data (such as HMI communication or PUT/GET communication) is active.

The cycle control point marks:

- The end of a cycle and its cycle time statistics
- The start of the next cycle and its cycle time statistics
- The restart of the monitoring of the configured maximum cycle time (time-out counter is reset)

The cycle control point is reached depending on which of the following events occurred last:

- End of the last cyclic OB
- Expiry of the minimum cycle time (if configured)

After the cycle control point has been reached, the CPU executes the following steps:

1. Writes the process image outputs to the output modules
2. Reads the state of the inputs into the input modules
3. Executes the first cyclic OB
3.2 Cycle time

Definition of cycle time

The cycle time is the time the CPU needs for:

- Updating the process image inputs/outputs
- Executing the cyclic program
- All program parts and system activities interrupting this cycle
- Waiting for the minimum cycle time (if it is parameterized and is longer than the program execution time)

3.2.1 Different cycle times

Introduction

The cycle time ($T_{cyc}$) is not the same in each cycle because the processing times may vary. Causes of this include:

- For example, different program runtimes:
  - Program loops
  - Conditional commands
  - Conditional block calls
  - Different program paths
- Lengthening due to interruptions, for example:
  - Time-driven interrupt processing
  - Event-driven interrupt processing
  - Communication
Causes of different cycle times

The figure below shows the different cycle times $T_{cyc1}$ and $T_{cyc2}$ using an example. Because the cyclic program is interrupted by a cyclic interrupt OB in this example (for example: OB 30), the cycle time $T_{cyc2}$ is greater than $T_{cyc1}$. The cyclic interrupt OB in turn is interrupted by Motion Control functions and communication.

![Diagram showing causes of differing cycle times](image)

Figure 3-3 Possible causes of differing cycle times
Cyclic program execution

3.2 Cycle time

Minimum cycle time

In STEP 7, you can set a minimum cycle time for a CPU. The default for the minimum cycle time is one millisecond. It is advisable to increase this setting in the following cases:

- To reduce the cycle time's fluctuation range.
- To make remaining computing time available for communication tasks. The CPU then processes these communication tasks until the minimum cycle time has expired. Making the remaining computing time available to communication tasks offers the following advantages:
  - Longer minimum cycle times prevent that process images are updated unnecessarily often and thus lead to less load on the backplane bus.
  - Longer minimum cycle times result in an increase in communication performance.

Maximum cycle time

The maximum cycle time is a configurable high limit of the cyclic program runtime. The task of the cycle time is to monitor the response time required for the respective process.

The maximum cycle time of non-redundant CPUs is set to 150 ms by default. You can set this value from 1 ms to 6000 ms when assigning parameters to the CPU. When the cycle time is longer than the maximum cycle time, the time error OB (OB 80) is called.

You have the option of restarting the maximum cycle time using the "RE_TRIGR" instruction, and thus extending it.

You specify how the CPU responds to the time error with the user program in OB 80. The CPU switches to STOP under the following conditions:

- If you have not loaded an OB 80.
- If the cycle is still not completed after an additional maximum cycle time.

Note

Behavior of the CPU on the second cycle timeout

Note that you can only extend the cycle time a maximum of once. On the second consecutive cycle timeout, the CPU always goes into STOP state.
Cycle time statistics

You can read the cycle time statistics either directly from STEP 7 ("Online tools" task card) or with the "RT_INFO" instruction.

You can use the "RT_INFO" instruction to generate statistics in STEP 7 on the runtime of specific organization blocks for communication or for the user program. For example, this includes:

- The shortest and longest cycle time
- The portions of runtime used for communication and the user program

Note

Showing the cycle time statistics on the display and Web server

With the S7-1500 CPUs, you also have the option of calling the cycle time statistics via the display of the CPU. As of firmware version 2.0 of the CPUs, the cycle time statistics are also displayed in the Web server.

To view the cycle time statistics directly in STEP 7, follow these steps:

1. Establish an online connection to the CPU with STEP 7.
2. Select the "Online tools" task card.

Result: The diagram of the cycle time statistics is displayed in the cycle time section.

The following figure shows an extract from STEP 7 with the cycle time statistics. In this example, the cycle time fluctuates between 7 ms and 12 ms. The current cycle time is 10 ms. The maximum cycle time that can be set in this example is 40 ms.

![Cycle time statistics](image)

Figure 3-4  Cycle time statistics

You can find additional information on the runtime characteristics of the CPU with the "RT_INFO" instruction in the user program. The instruction includes information about:

- The utilization of the CPU by the user program and communication in percentage
- The runtimes of the individual OBs
Cyclic program execution

3.2 Cycle time

Reference

Additional information on the "RT_INFO" instruction is available in the STEP 7 online help.

3.2.2 Influences on the cycle time

3.2.2.1 Update time for process image partitions

Estimating update time for process image partitions

The update time of the process image partitions depends on the volume of assigned central and distributed I/O module data.

You can estimate the update time using the following formula:

\[
\text{Base load for process image update} + \text{Number of words in the process image} \times \text{copy time for central I/O} + \text{Number of words in the process image via DP} \times \text{copy time for PROFIBUS I/O} + \text{Number of words in the process image via PROFINET} \times \text{copy time for PROFINET I/O} = \text{Update time of the process image partition}
\]
Update times of the process image partitions

The following table contains the times for estimating the typical update times of the process image partitions.

Table 3- 1 Data for estimating the typical update time of the process image partitions

<table>
<thead>
<tr>
<th>Components</th>
<th>Update times of the CPUs</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>S7-1500</td>
</tr>
<tr>
<td></td>
<td>1511(F)-1 PN</td>
</tr>
<tr>
<td></td>
<td>1511T(F)-1 PN</td>
</tr>
<tr>
<td></td>
<td>1511C-1 PN</td>
</tr>
<tr>
<td></td>
<td>1512C-1 PN</td>
</tr>
<tr>
<td></td>
<td>1513(F)-1 PN</td>
</tr>
<tr>
<td>Basic load for updating process image partitions</td>
<td>35 μs</td>
</tr>
<tr>
<td>Copy time for central I/O</td>
<td>9 μs/word</td>
</tr>
<tr>
<td>Copy time for distributed I/O via PROFIBUS</td>
<td>0.5 μs/word</td>
</tr>
<tr>
<td>Copy time for distributed I/O via PROFINET</td>
<td>0.5 μs/word</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Components</th>
<th>Update time of the CPU in RUN-Solo system state</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>S7-1500R/H*</td>
</tr>
<tr>
<td></td>
<td>1513R-1 PN</td>
</tr>
<tr>
<td>Basic load for updating process image partitions</td>
<td>35 μs</td>
</tr>
<tr>
<td>Copy time for distributed I/O via PROFINET</td>
<td>0.5 μs/word</td>
</tr>
</tbody>
</table>

* Additional information about cycle and response times of R/H CPUs is available in the section "Cycle and response times of the S7-1500R/H redundant system"
Cyclic program execution

3.2 Cycle time

<table>
<thead>
<tr>
<th>Components</th>
<th>Update time of the CPU</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>ET 200SP</td>
</tr>
<tr>
<td></td>
<td>1510SP(F)-1 PN</td>
</tr>
<tr>
<td>Basic load for updating process image partitions</td>
<td>60 µs</td>
</tr>
<tr>
<td>Copy time for central I/O</td>
<td>0.5 µs/word</td>
</tr>
<tr>
<td>Copy time for distributed I/O via PROFIBUS</td>
<td>0.5 µs/word</td>
</tr>
<tr>
<td>Copy time for distributed I/O via PROFINET</td>
<td>0.5 µs/word</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Components</th>
<th>Update time of the CPU</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>ET 200pro</td>
</tr>
<tr>
<td></td>
<td>1516pro(F)-2 PN</td>
</tr>
<tr>
<td>Basic load for updating process image partitions</td>
<td>30 µs</td>
</tr>
<tr>
<td>Copy time for central I/O</td>
<td>120 µs/word</td>
</tr>
<tr>
<td>Copy time for distributed I/O via PROFIBUS</td>
<td>0.5 µs/word</td>
</tr>
<tr>
<td>Copy time for distributed I/O via PROFINET</td>
<td>0.5 µs/word</td>
</tr>
</tbody>
</table>

Note

Update time of the backplane bus for ET 200SP CPUs

For the update time of the ET 200SP CPUs, observe also the information in table "Update time of the ET 200SP CPUs" in the section Response time for cyclic and time-driven program execution (Page 42).
3.2.2.2 User program execution time

Introduction

Organization blocks or system activities with higher priority interrupt organization blocks or system activities with lower priority, and thus extend their runtime.

Program execution time without interruptions

The user program has a certain runtime without interruptions. The runtime depends on the number of operations that are executed in the user program.

The following table contains the typical durations of operations.

Table 3- 2 Duration of an operation

<table>
<thead>
<tr>
<th>Bit operations, typ.</th>
<th>1511T(F)-1 PN</th>
<th>1512C-1 PN</th>
<th>1513(F)-1 PN</th>
<th>1515(F)-2 PN</th>
<th>1516(F)-3 PN/DP</th>
<th>1517(F)-3 PN/DP</th>
<th>1518(F)-4 PN/DP MFP</th>
</tr>
</thead>
<tbody>
<tr>
<td>60 ns</td>
<td>48 ns</td>
<td>40 ns</td>
<td>30 ns</td>
<td>10 ns</td>
<td>2 ns</td>
<td>1 ns</td>
<td></td>
</tr>
<tr>
<td>Word operations, typ.</td>
<td>72 ns</td>
<td>58 ns</td>
<td>48 ns</td>
<td>36 ns</td>
<td>12 ns</td>
<td>3 ns</td>
<td>2 ns</td>
</tr>
<tr>
<td>Fixed-point arithmetic, typ.</td>
<td>96 ns</td>
<td>77 ns</td>
<td>64 ns</td>
<td>48 ns</td>
<td>16 ns</td>
<td>3 ns</td>
<td>2 ns</td>
</tr>
<tr>
<td>Floating-point arithmetic, typ.</td>
<td>384 ns</td>
<td>307 ns</td>
<td>256 ns</td>
<td>192 ns</td>
<td>64 ns</td>
<td>12 ns</td>
<td>6 ns</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Bit operations, typ.</th>
<th>1513R-1 PN</th>
<th>1515R-2 PN</th>
<th>1517H-3 PN</th>
</tr>
</thead>
<tbody>
<tr>
<td>40 ns</td>
<td>30 ns</td>
<td>2 ns</td>
<td></td>
</tr>
<tr>
<td>Word operations, typ.</td>
<td>48 ns</td>
<td>36 ns</td>
<td>3 ns</td>
</tr>
<tr>
<td>Fixed-point arithmetic, typ.</td>
<td>64 ns</td>
<td>48 ns</td>
<td>3 ns</td>
</tr>
<tr>
<td>Floating-point arithmetic, typ.</td>
<td>256 ns</td>
<td>192 ns</td>
<td>12 ns</td>
</tr>
</tbody>
</table>

* Additional information about cycle and response times of R/H CPUs is available in the section "Cycle and response times of the S7-1500R/H redundant system"
# Cyclic program execution

## 3.2 Cycle time

### Cycle and response times

<table>
<thead>
<tr>
<th></th>
<th>ET 200SP</th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>1510SP(F)-1 PN</td>
<td>1512SP(F)-1 PN</td>
<td>1515SP(F)-PC</td>
</tr>
<tr>
<td>Bit operations, typ.</td>
<td>72 ns</td>
<td>48 ns</td>
<td>30 ns</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Word operations, typ.</td>
<td>86 ns</td>
<td>58 ns</td>
<td>36 ns</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Fixed-point arithmetic, typ.</td>
<td>115 ns</td>
<td>77 ns</td>
<td>48 ns</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Floating-point arithmetic, typ.</td>
<td>461 ns</td>
<td>307 ns</td>
<td>192 ns</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th></th>
<th>ET 200pro</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>1516pro(F)-2 PN</td>
</tr>
<tr>
<td>Bit operations, typ.</td>
<td>10 ns</td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td>Word operations, typ.</td>
<td>12 ns</td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td>Fixed-point arithmetic, typ.</td>
<td>16 ns</td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td>Floating-point arithmetic, typ.</td>
<td>64 ns</td>
</tr>
</tbody>
</table>

### Note

**Instruction "RUNTIME"**

You can measure the runtimes of program sequences with the instruction "RUNTIME".
Extension due to nesting of higher-priority OBs and/or interrupts

The interruption of a user program at the end of an instruction by a higher-priority OB causes a certain basic time expenditure. Take account of this basic time expenditure in addition to the update time of the assigned process image partitions and the execution time of the contained user program. The following tables contain the typical times for the various interrupts and error events.

Table 3-3 Basic time expenditure for an interrupt

<table>
<thead>
<tr>
<th>Event</th>
<th>S7-1500</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>1511(F)-1 PN</td>
</tr>
<tr>
<td></td>
<td>1511T(F)-1 PN</td>
</tr>
<tr>
<td></td>
<td>1511C-1 PN</td>
</tr>
<tr>
<td></td>
<td>1512C-1 PN</td>
</tr>
<tr>
<td></td>
<td>1513(F)-1 PN</td>
</tr>
<tr>
<td>Hardware interrupt</td>
<td>90 µs</td>
</tr>
<tr>
<td>Time-of-day interrupt</td>
<td>90 µs</td>
</tr>
<tr>
<td>Time-delay interrupt</td>
<td>90 µs</td>
</tr>
<tr>
<td>Cyclic interrupt</td>
<td>90 µs</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Event</th>
<th>S7-1500R/H* in RUN-Solo system state</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>1513R-1 PN</td>
</tr>
<tr>
<td>Hardware interrupt</td>
<td>170 µs</td>
</tr>
<tr>
<td>Time-of-day interrupt</td>
<td>170 µs</td>
</tr>
<tr>
<td>Time-delay interrupt</td>
<td>170 µs</td>
</tr>
<tr>
<td>Cyclic interrupt</td>
<td>170 µs</td>
</tr>
</tbody>
</table>

* Additional information about cycle and response times of R/H CPUs is available in the section "Cycle and response times of the S7-1500R/H redundant system"

Table 3-3 Basic time expenditure for an interrupt

<table>
<thead>
<tr>
<th>Event</th>
<th>ET 200SP</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>1510SP(F)-1 PN</td>
</tr>
<tr>
<td>Hardware interrupt</td>
<td>90 µs</td>
</tr>
<tr>
<td>Time-of-day interrupt</td>
<td>90 µs</td>
</tr>
<tr>
<td>Time-delay interrupt</td>
<td>90 µs</td>
</tr>
<tr>
<td>Cyclic interrupt</td>
<td>90 µs</td>
</tr>
</tbody>
</table>
3.2 Cycle time

<table>
<thead>
<tr>
<th></th>
<th>ET 200pro</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td>1516pro(F)-2 PN</td>
<td></td>
</tr>
<tr>
<td>Hardware interrupt</td>
<td>80 µs</td>
</tr>
<tr>
<td>Time-of-day interrupt</td>
<td>80 µs</td>
</tr>
<tr>
<td>Time-delay interrupt</td>
<td>80 µs</td>
</tr>
<tr>
<td>Cyclic interrupt</td>
<td>80 µs</td>
</tr>
</tbody>
</table>

Table 3-4 Basic time expenditure for an error OB

<table>
<thead>
<tr>
<th></th>
<th>S7-1500</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>1511(F)-1 PN</td>
</tr>
<tr>
<td></td>
<td>1511T(F)-1 PN</td>
</tr>
<tr>
<td></td>
<td>1511C-1 PN</td>
</tr>
<tr>
<td></td>
<td>1512C-1 PN</td>
</tr>
<tr>
<td></td>
<td>1513(F)-1 PN</td>
</tr>
<tr>
<td>Programming error</td>
<td>90 µs</td>
</tr>
<tr>
<td>I/O access error</td>
<td>90 µs</td>
</tr>
<tr>
<td>Time error</td>
<td>90 µs</td>
</tr>
<tr>
<td>Diagnostic inter-upt</td>
<td>90 µs</td>
</tr>
<tr>
<td>Module failure/recovery</td>
<td>90 µs</td>
</tr>
<tr>
<td>Station failure/recovery</td>
<td>90 µs</td>
</tr>
</tbody>
</table>

**S7-1500R/H* in RUN-Solo system state**

<table>
<thead>
<tr>
<th></th>
<th>1513R-1 PN</th>
<th>1515R-2 PN</th>
<th>1517H-3 PN</th>
</tr>
</thead>
<tbody>
<tr>
<td>Programming error</td>
<td>170 µs</td>
<td>140 µs</td>
<td>20 µs</td>
</tr>
<tr>
<td>I/O access error</td>
<td>170 µs</td>
<td>140 µs</td>
<td>20 µs</td>
</tr>
<tr>
<td>Time error</td>
<td>170 µs</td>
<td>140 µs</td>
<td>20 µs</td>
</tr>
<tr>
<td>Diagnostic inter-upt</td>
<td>170 µs</td>
<td>140 µs</td>
<td>20 µs</td>
</tr>
<tr>
<td>Module failure/recovery</td>
<td>170 µs</td>
<td>140 µs</td>
<td>20 µs</td>
</tr>
<tr>
<td>Station failure/recovery</td>
<td>170 µs</td>
<td>140 µs</td>
<td>20 µs</td>
</tr>
</tbody>
</table>

* Additional information about cycle and response times of R/H CPUs is available in the section "Cycle and response times of the S7-1500R/H redundant system"
### Cyclic program execution

#### 3.2 Cycle time

<table>
<thead>
<tr>
<th>Event Type</th>
<th>ET 200SP</th>
<th>ET 200pro</th>
</tr>
</thead>
<tbody>
<tr>
<td>1510SP(F)-1 PN</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Programming error</td>
<td>90 µs</td>
<td>90 µs</td>
</tr>
<tr>
<td>I/O access error</td>
<td>90 µs</td>
<td>80 µs</td>
</tr>
<tr>
<td>Time error</td>
<td>90 µs</td>
<td>80 µs</td>
</tr>
<tr>
<td>Diagnostic interrupt</td>
<td>90 µs</td>
<td>80 µs</td>
</tr>
<tr>
<td>Module failure/recovery</td>
<td>90 µs</td>
<td>80 µs</td>
</tr>
<tr>
<td>Station failure/recovery</td>
<td>90 µs</td>
<td>80 µs</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>CPU</th>
<th>ET 200pro</th>
</tr>
</thead>
<tbody>
<tr>
<td>1516pro(F)-2 PN</td>
<td></td>
</tr>
<tr>
<td>Programming error</td>
<td>80 µs</td>
</tr>
<tr>
<td>I/O access error</td>
<td>80 µs</td>
</tr>
<tr>
<td>Time error</td>
<td>80 µs</td>
</tr>
<tr>
<td>Diagnostic interrupt</td>
<td>80 µs</td>
</tr>
<tr>
<td>Module failure/recovery</td>
<td>80 µs</td>
</tr>
<tr>
<td>Station failure/recovery</td>
<td>80 µs</td>
</tr>
</tbody>
</table>

### Reference

You can find additional information on the topic of error handling in the Events and OBs section of the


3.2.2.3 Extension of cycle time due to communication load

Impact of communication on the cycle time

In the sequence model of the CPU, communication tasks are processed with priority 15. All program parts with priority > 15 (e.g. for Motion Control functions) are unaffected by communication.

Configured communication load

The CPU operating system provides the maximum specified percentage of total CPU processing power for communication tasks. The communication load is preset in STEP 7 at 50%, for example, for the CPUs of the S7 series. If the processing power is not needed for communication, then the processing power is available to the operating system and the user program.

Communication is allocated the requisite computing time in 1 ms increments, with priority 15. At 50% communication load, 500 μs of each 1 millisecond are used for communication.

The following formula may be used to estimate the extension of the cycle time by communication.

\[
\text{Actual cycle time} = \frac{\text{Cycle time without communication} \times \frac{100}{100 - \text{configured communication load in \%}}}{2}
\]

Figure 3-5 Formula: Impact of communication load

With a complete use of the communication load of 50% (default), the following value results:

\[
\text{Actual cycle time} = \frac{\text{Cycle time without communication} \times 2}{2}
\]

Figure 3-6 Extension of cycle time due to communication load

The actual cycle time is up to twice as long as the cycle time without communication when you use the default communication load.
Dependency of maximum cycle time on the configured communication load

The diagram shows the nonlinear relationship between maximum cycle time and configured communication load with a pure cycle time of 10 ms. No interruptions occur in the example.

Figure 3-7 Maximum cycle time depending on the configured communication load

The described influence of the communication load on the execution time applies to all OBs with a priority < 15.

Reducing the cycle time with a lower communication load

You can reduce the setting for the communication load in the hardware configuration. If you set a communication load of 20% instead of 50%, for example, the cycle time extension due to the communication is reduced from a factor of 2 to 1.25.
Effect on the actual cycle time

Communication is only one cause of extension of the cycle time. All configured events that extend the cycle time (e.g. hardware interrupts) mean that more asynchronous events can occur within a cycle. These asynchronous events further extend the cyclic program. The extension depends on the number of events that occur and are processed in the cycle.

Note

Checking parameter changes

- Check the effects of a value change on the "Cycle load due to communication" parameter during system operation. You can use the “RT_INFO” instruction to determine which portions of runtime are used for communication and the user program.
- Take the communication load into consideration when setting the maximum cycle time to prevent time errors (for example, exceeding the cycle time within a cycle) from occurring.

Tips

Whenever possible, use the default setting for the configured communication load.

If you reduce the value of the communication load, keep in mind that communication tasks are interrupted by higher-priority OBs. This means it will also take longer to process the communication.

3.2.2.4 Special consideration when PROFINET IO communication is configured on the 2nd PROFINET interface (X2)

If you configure the PROFINET IO communication at the 2nd PROFINET interface (X2) on the following CPUs as of firmware version 2.0, an additional system load occurs:

- CPU 1515(F)-2 PN
- CPU 1515T(F)-2 PN
- CPU 1516(F)-3 PN/DP
- CPU 1516(F)pro-2 PN
- CPU 1516T(F)-3 PN/DP

This additional system load has priority 26 and extends the runtime of the program. The execution of synchronous cycle interrupts or hardware interrupts, for example, can be delayed as a result.

The additional system load depends on:

- Communication traffic at the 2nd PROFINET interface (X2)
  The communication traffic at the interface in frames per second causes communication load as well as system load. You cannot limit the communication traffic using the "Communication load" parameter.

- Number of IO devices which the CPU at the 2nd PROFINET interface (X2) updates within a millisecond

You determine the additional system load with the "RT_INFO" (read RUNTIME statistics) instruction at the Mode parameter with mode 10 or mode 20.
Reducing additional system load

You reduce the communication load at the 2nd PROFINET interface, e.g. with:

- Fewer HMI devices or slower update cycles of the HMI devices
- Less or slower communication with other CPUs

Increase the update times in STEP 7 for all IO devices that are assigned to the 2nd PROFINET interface (X2):

1. Select the "IO Communication" in the "Network view" of STEP 7.
2. Set the "Update mode" parameter to "Adjustable".
3. Select a higher value for the "Update time [ms]" parameter in the drop-down list.
4. Repeat this setting for the other IO devices.

Figure 3-8 Increasing update times
3.3 Time-driven program execution in cyclic interrupts

With a cyclic interrupt you have the option of having a specific OB processed in a time interval. The time interval is independent of the execution time of the cyclic program. A priority from 2 to 24 can be selected for the cyclic interrupt. This makes the priority of cyclic interrupts higher than the priority of the cyclic program. A cyclic interrupt increases the execution time of the cyclic program.

Tip: By shifting program sections to cyclic interrupts, you can reduce the response times or better adapt them to your requirements.

In STEP 7 the organization blocks OB 30 to OB 38 are intended for processing cyclic interrupts. You can create additional cyclic interrupts starting with organization block OB 123. The number of available organization blocks depends on the CPU used.

Cyclic interrupt

A cyclic interrupt is an interrupt initiated according to a defined cycle that causes a cyclic interrupt OB to be processed. A cyclic interrupt OB is assigned to the "Cyclic interrupt" event class.

Cycle of a cyclic interrupt

The cycle of a cyclic interrupt is defined as the time from the call of a cyclic interrupt OB to the next call of a cyclic interrupt OB.

The following figure shows an example of the cycle of a cyclic interrupt.

![Figure 3-9 Call interval of a cyclic interrupt](image)
### Accuracy of a cyclic interrupt

Even if a cyclic interrupt is not delayed by a higher-priority OB or communication activities, the accuracy with which it is started is nevertheless subject to system-dependent fluctuations.

The following table shows the accuracy with which a cyclic interrupt is triggered:

<table>
<thead>
<tr>
<th></th>
<th>S7-1500</th>
<th>S7-1500R/H* in RUN-Solo system state</th>
<th>ET 200SP</th>
<th>ET 200pro</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>1511(F)-1 PN</td>
<td>1511T(F)-1 PN</td>
<td>1511C-1 PN</td>
<td></td>
</tr>
<tr>
<td></td>
<td>1512C-1 PN</td>
<td>1513(F)-1 PN</td>
<td>1513R-1 PN</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>1515(F)-2 PN</td>
<td>1515R-2 PN</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>1515T(F)-2 PN</td>
<td>1517H-3 PN</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>1516(F)-3 PN/DP</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>1516T(F)-3 PN/DP</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Cyclic interrupt</td>
<td>±90 µs</td>
<td>±80 µs</td>
<td>±90 µs</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>±30 µs</td>
<td>±90 µs</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>±25 µs</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>1510SP(F)-1 PN</td>
<td>1512SP(F)-1 PN</td>
<td>1516pro(F)-2 PN</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>1515SP(F)-PC</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Cyclic interrupt</td>
<td>±90 µs</td>
<td>±90 µs</td>
<td>±80 µs</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

* Additional information about cycle and response times of R/H CPUs is available in the section "Cycle and response times of the S7-1500R/H redundant system"
3.4 Response time for cyclic and time-driven program execution

Introduction

In this section you learn:
- How the response time is composed
- How to calculate the response time

Definition

The response time in the case of cyclic or time-controlled program execution is the time between the detection of an input signal and the change of a connected output signal.

Fluctuation in the response time of the CPU

The actual response time of the CPU fluctuates between one and two cycles for cyclic program execution and between one and two cyclic interrupt cycles for time-controlled program execution.

You should always assume the longest response time when configuring your system.

The following figure shows the shortest and longest response times of the CPU to an event.

![Figure 3-10 Shortest and longest response times of the CPU](image)

Change of the encoder signal with transfer to process image

Shortest response time = one cycle time or one cyclic interrupt

Change of the output signal

Longest response time = two cycle times or two cyclic interrupts
Factors

To determine the process response time, you must take account of the following factors in addition to the CPU response time described above:

- Delay of the inputs and outputs at the I/O module
- Switching times of the sensors and actuators used
- Update times for PROFINET IO or DP cycle times on PROFIBUS DP; update time of the backplane bus for ET 200SP CPUs

Delay at the inputs and outputs of the modules

The delay and cycle times can be found in the technical specifications of the I/O modules.

Update times for PROFINET IO and DP cycle times on PROFIBUS DP

When distributed I/O is used, the maximum response time is additionally extended by the bus transmission times of PROFIBUS or PROFINET. These bus transmission times occur during both the reading and output of the process image partitions. The bus transmission times correspond to the bus update cycle of the distributed device.

PROFINET IO

If you use STEP 7 to configure your PROFINET IO system, STEP 7 calculates the update time. To display the update time, follow these steps:

- Select the PROFINET interface of the I/O module.
- In the General tab, select "Advanced options > Real time settings > IO cycle".

The update time is displayed in the "Update time" field and can be set for each IO device.

PROFIBUS DP

If you use STEP 7 to configure your PROFIBUS DP master system, STEP 7 calculates the DP cycle time. To display the DP cycle time, follow these steps:

- Select the PROFIBUS subnet in the network view.
- In the General tab of the Inspector window, navigate to the Bus parameters.

The DP cycle time is displayed in the "Parameters" field at "Typical Ttr".

The following figure illustrates the additional bus runtimes using distributed I/O.

![Figure 3-11 Additional bus runtimes with distributed I/O](image)

A further optimization of the response times is achieved by using isochronous mode.
Update time of the backplane bus for ET 200SP CPUs

The following table shows the central (typical) update times of the backplane bus for the ET 200SP CPUs.

Table 3-6 Update time of the ET 200SP CPUs

<table>
<thead>
<tr>
<th>Update time for central I/O</th>
<th>ET 200SP</th>
</tr>
</thead>
<tbody>
<tr>
<td>1510SP(F)-1 PN</td>
<td></td>
</tr>
<tr>
<td>1512SP(F)-1 PN</td>
<td></td>
</tr>
<tr>
<td>1515SP(F)-PC</td>
<td></td>
</tr>
</tbody>
</table>

The duration of the update time depends on the number of the I/O modules and their type (ST, HF, HS). The update time is set at 1 ms for a max. central I/O configuration with standard I/O modules. You can reduce the update time down to 250 μs, for example, by using HF I/O modules and by reducing the number of modules.

The table below is an orientation guide. It shows the approximate relationship between the number of ET 200SP I/O modules and the bus cycle that is used. As an example, 8 bytes of I/O data per I/O module are assumed in the table.

<table>
<thead>
<tr>
<th>Number of ET 200SP I/O modules</th>
<th>Input data (bytes)</th>
<th>Output data (bytes)</th>
<th>Used bus cycle (μs)</th>
</tr>
</thead>
<tbody>
<tr>
<td>8</td>
<td>64</td>
<td>64</td>
<td>250</td>
</tr>
<tr>
<td>16</td>
<td>128</td>
<td>128</td>
<td>250</td>
</tr>
<tr>
<td>24</td>
<td>192</td>
<td>192</td>
<td>281.25</td>
</tr>
<tr>
<td>32</td>
<td>256</td>
<td>256</td>
<td>312.5</td>
</tr>
<tr>
<td>40</td>
<td>320</td>
<td>320</td>
<td>343.75</td>
</tr>
<tr>
<td>48</td>
<td>384</td>
<td>384</td>
<td>375</td>
</tr>
<tr>
<td>56</td>
<td>448</td>
<td>448</td>
<td>406.25</td>
</tr>
<tr>
<td>64</td>
<td>512</td>
<td>512</td>
<td>437.5</td>
</tr>
</tbody>
</table>

For I/O modules with more than 32 bytes of I/O data, the bus cycle is calculated with an I/O module of 32 bytes. In this case the I/O module requires multiple bus cycles to update its I/O data.
3.5 Summary of response time with cyclic and time-controlled program execution

Estimation of the shortest and longest response time

The following formulas may be used to estimate the shortest and longest response time:

Estimation of the shortest response time

The shortest response time is the sum of:

\[
\text{Shortest response time} = 1 \times \text{delay of the input/output module for inputs} + 1 \times (\text{update PROFINET IO or PROFIBUS DP}^*; \text{update time of the backplane bus for the ET 200SP CPUs}) + 1 \times \text{transfer time of the process image input} + 1 \times \text{execution of the user program} + 1 \times \text{transfer time of the process image output} + 1 \times (\text{update PROFINET IO or PROFIBUS DP}^*; \text{update time of the backplane bus for the ET 200SP CPUs}) + 1 \times \text{delay of the input/output module for outputs}
\]

* Time is dependent on the configuration and the extent of the network.

The shortest response time is equivalent to the sum of the cycle time plus the input and output delay times.
Estimation of the longest response time

The longest response time is the sum of:

1. delay of the input/output module for inputs
2. (update PROFINET IO or PROFIBUS DP)*; (update time of the backplane bus for the ET 200SP CPUs)
3. transfer time of the process image input
4. execution of the user program
5. transfer time of the process image output
6. (update PROFINET IO or PROFIBUS DP)*; (update time of the backplane bus for the ET 200SP CPUs)
7. delay of the input/output module for outputs

= Longest response time

* Time is dependent on the configuration and the extent of the network.

The longest response time is equivalent to the sum of twice the cycle time plus the delay times of the inputs and outputs. Twice the update time for PROFINET IO or twice the DP cycle time on PROFIBUS DP is added to the longest response time.
Event-driven program execution

4.1 Response time of the CPUs when program execution is event-controlled

Introduction

Hardware interrupts are used to detect events in the process in the user program and to react to them with an appropriate program. In STEP 7, the organization blocks OB 40 to OB 47 are intended for processing hardware alarms. You can create additional hardware interrupts starting with organization block OB 123. The number of available organization blocks depends on the CPU used.

Hardware interrupt

A hardware interrupt is an interrupt that occurs during the running program execution, due to an interrupt-triggering process event. The operating system calls the assigned interrupt OB; as a result, the execution of the program cycle or of lower priority program parts is interrupted. A hardware interrupt OB is assigned to the "Hardware interrupt" event class.
**Event-driven program execution**

**4.1 Response time of the CPUs when program execution is event-controlled**

**Interrupt response times of the CPUs for hardware interrupts**

The interrupt response time starts with the occurrence of a hardware interrupt event in the CPU. The interrupt response time ends with the start of processing of the assigned hardware interrupt OB.

This time is subject to system-inherent fluctuations, and this is expressed using a minimum and maximum interrupt response time.

The following table contains the length of the typical response times of the CPUs for hardware interrupts.

**Table 4-1 Response times of the CPUs for hardware interrupts**

<table>
<thead>
<tr>
<th></th>
<th>S7-1500</th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>1511(F)-1 PN</td>
<td>1515(F)-2 PN</td>
<td>1517(F)-3 PN/DP</td>
<td>1518(F)-4 PN/DP</td>
</tr>
<tr>
<td></td>
<td>1511T(F)-1 PN</td>
<td>1515T(F)-2 PN</td>
<td>1517T(F)-3 PN/DP</td>
<td>1518(F)-4 PN/DP</td>
</tr>
<tr>
<td></td>
<td>1511C-1 PN</td>
<td>1516(F)-3 PN/DP</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>1512C-1 PN</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>1513(F)-1 PN</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Interrupt response</td>
<td>Min. 100 µs</td>
<td>90 µs</td>
<td>30 µs</td>
<td>20 µs</td>
</tr>
<tr>
<td>times</td>
<td>Max. 400 µs</td>
<td>360 µs</td>
<td>120 µs</td>
<td>90 µs</td>
</tr>
</tbody>
</table>

**S7-1500R/H* in RUN-Solo system state**

<table>
<thead>
<tr>
<th></th>
<th>S7-1500R/H* in RUN-Solo system state</th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>1513R-1 PN</td>
<td>1515R-2 PN</td>
<td>CPU 1517H-3 PN</td>
<td></td>
</tr>
<tr>
<td>Interrupt response</td>
<td>Min. 100 µs</td>
<td>90 µs</td>
<td>30 µs</td>
<td></td>
</tr>
<tr>
<td>times</td>
<td>Max. 400 µs</td>
<td>360 µs</td>
<td>120 µs</td>
<td></td>
</tr>
</tbody>
</table>

* Additional information about cycle and response times of R/H CPUs is available in the section "Cycle and response times of the S7-1500R/H redundant system"

**ET 200SP**

<table>
<thead>
<tr>
<th></th>
<th>ET 200SP</th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>1510SP(F)-1 PN</td>
<td>1512SP(F)-1 PN</td>
<td>1515SP(F)-PC</td>
</tr>
<tr>
<td>Interrupt response</td>
<td>Min. 100 µs</td>
<td>100 µs</td>
<td>90 µs</td>
</tr>
<tr>
<td>times</td>
<td>Max. 400 µs</td>
<td>400 µs</td>
<td>360 µs</td>
</tr>
</tbody>
</table>

**ET 200pro**

<table>
<thead>
<tr>
<th></th>
<th>ET 200pro</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>1516pro(F)-2 PN</td>
<td></td>
</tr>
<tr>
<td>Interrupt response</td>
<td>Min. 90 µs</td>
<td></td>
</tr>
<tr>
<td>times</td>
<td>Max. 360 µs</td>
<td></td>
</tr>
</tbody>
</table>

The specified times are extended:

- If higher-priority interrupts are queued for execution
- If the hardware interrupt OB is assigned to a process image partition
You can find these times in the tables in the section "Extension due to nesting of higher-priority OBs and/or interrupts" in the chapter [User program execution time](#). If you need fast interrupt response times, do not assign a process image partition to the hardware interrupt OB and use direct access in the hardware interrupt OB.

You can find additional information on determining response times for PROFINET in the application example with the entry ID 21869080 on the Service&Support [Internet page](http://support.automation.siemens.com/WW/view/en/21869080).

Influence of input modules on the interrupt response times of hardware interrupts

- **Digital input modules:**
  
  Interrupt response time of hardware interrupts = internal interrupt processing time + input delay (see section Technical specifications in the relevant manual)

- **Analog input modules:**

  Interrupt response time of hardware interrupts = internal interrupt processing time + conversion time (see section Technical specifications in the relevant manual)

Impact of communication on interrupts

Communication tasks are always processed by the CPU with priority 15. If you do not want the interrupt execution to be delayed or interrupted by communication, configure the interrupt execution with priority > 15. The default setting for interrupt execution is priority 16.

Special consideration when PROFINET IO communication is configured on the 2nd PROFINET interface (X2)

Additional information on this is available in section [Special consideration when PROFINET IO communication is configured on the 2nd PROFINET interface (X2)](#).

4.2 Process response time when program execution is event-driven

When program execution is event-driven, the process response time is determined by the following:

- Delay times of the input and output modules used
- Update times for PROFIBUS/PROFINET for distributed modules; update time of the backplane bus for ET 200SP CPUs
- Interrupt response time of CPU
- Runtimes of the interrupt OB including update of the process image partition
The following figure shows the individual execution steps for event-driven program execution.

Figure 4-1  Schematic representation of event-driven program execution
5.1 Introduction

CPUs of the S7-1500R/H redundant system are designed as being redundant. The goal of the redundant configuration is to avoid production downtimes. When a CPU fails, the other CPU maintains control over the process.

Compared to non-redundant CPUs, the CPUs of the S7-1500R/H redundant system have the following special features:

- Longer cycle and response times
- Specific operating and system states
- Additional load and delays through synchronization

Contents of this section

This section describes the effects of the mode of operation of the S7-1500R/H redundant system on the cycle and response times.

It also describes how to estimate and control the cycle response times of the CPUs. This prevents excessive cycle times.

---

Note

Classification of this chapter

The statements in the previous chapters describe the response of an individual CPU.

The section "Cycle and response times of the S7-1500R/H redundant system" supplements the information of the previous sections with information on the S7-1500R/H redundant system.
5.2 Maximum cycle time and time errors

Maximum cycle time

As with non-redundant CPUs, you can parameterize a high limit of the cyclic program by setting the maximum cycle time.

The cycle time of redundant CPUs is usually longer as compared to non-redundant CPUs.

The factor by which the cycle time for redundant CPUs is higher than that for non-redundant CPUs depends very strongly on your specific automation task.

Note
Maximum cycle time in SYNCUP system state

The length of the parameterized maximum cycle time also affects the SYNCUP system state.

If the following condition is fulfilled during the SYNCUP, the system initiates a transition to RUN-Redundant:
The actual cycle time is \( \leq \) 80\% of the maximum cycle time over several cycles.

More information on this is available in section Influences on the cycle time in SYNCUP system state [Page 55].

Maximum cycle time in RUN-Redundant system state

On the failure of one of the two CPUs, the cycle time also contains a dead time of up to 300 ms for R-CPUs and up to 50 ms for the H-CPU. You must schedule this time as cycle time reserve in case of failure of one of the two CPUs. Therefore, ensure that the longest cycle time plus this dead time is < 60\% of the configured maximum cycle time in RUN-Redundant system state. By doing so, you prevent the parameterized maximum cycle time from being exceeded in case of load fluctuations and delays due to synchronization.
Time error

As with non-redundant CPUs, you can specify the response to a time error for the CPUs of the S7-1500R/H redundant system. In RUN-Solo system state, the redundant CPUs behave like non-redundant CPUs when the maximum cycle time is exceeded (see section Cycle time (Page 24)).

In the SYNCUP and RUN-Redundant system states the redundant CPUs behave as follows:

Behavior without OB 80
Without loaded OB 80 the backup CPU switches to STOP operating state after a maximum cycle time has been exceeded once in the same cycle.

Note
System state change after STOP without OB 80
The primary CPU also switches to STOP after the maximum cycle time has been exceeded twice in the same cycle.

Behavior with OB 80
When OB 80 is loaded, the backup CPU switches to STOP operating state after the maximum cycle time has been exceeded twice in the same cycle.

Note
System state change after STOP with OB 80
The primary CPU also switches to STOP after the maximum cycle time has been exceeded three times in the same cycle.

Ensure that the actual maximum cycle time is < 60% of the parameterized maximum cycle time.

Switchover of the backup CPU to STOP operating state when the maximum cycle time is exceeded
A switchover of the backup CPU to STOP operating state reduces the synchronization load and stabilizes the primary CPU.
5.3 Influences on the cycle time of the S7-1500R/H redundant system

5.3.1 Influences on the cycle time in RUN-Solo system state

RUN-Solo system state

In RUN-Solo system state, the primary CPU is in RUN operating state. The primary CPU executes the cyclic, time- and interrupt-controlled program execution on its own. The backup CPU is in STOP operating state, is switched off or defective.

Influence on the cycle time

In RUN-Solo system state, the primary CPU behaves exactly the same as a standard CPU (non-redundant CPU) with regard to cycle time monitoring. Additional information on this is available in section "Cycle time (Page 24)".
5.3.2 Influences on the cycle time in SYNCUP system state

SYNCUP system state

In SYNCUP system state, the primary CPU is in RUN-Syncup operating state. The backup CPU is in SYNCUP operating state. The task of the SYNCUP system state is to synchronize the data of both CPUs so that the CPUs can subsequently work redundantly.

Influence on the cycle time

The figure below shows the chronological behavior of primary CPU and backup CPU during the SYNCUP system state.

Figure 5-1 Effects of the SYNCUP on the cycle times of the CPUs

1. Synchronization of data from the primary CPU to the backup CPU
2. Copying the load memory and terminating the asynchronous instructions
3. Snapshot of the work memory contents
4. Transfer of the work memory contents to the backup CPU
5. Backup CPU makes up the time lag to the primary CPU
Cycle and response times of the S7-1500R/H redundant system

5.3 Influences on the cycle time of the S7-1500R/H redundant system

In SYNCUP system state, all relevant data is synchronized from the primary CPU to the backup CPU. At the end of SYNCUP, the backup CPU makes up the time lag to the primary CPU caused by the synchronization.

<table>
<thead>
<tr>
<th>CAUTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>SYNCUP system state</td>
</tr>
<tr>
<td>• The synchronization of data, in particular the snapshot of the work memory contents, extends the cycle time. In addition, no test and commissioning functions can be carried out during the SYNCUP.</td>
</tr>
<tr>
<td>• During SYNCUP, hardware interrupts are processed with a very significant delay.</td>
</tr>
<tr>
<td>• The cycle time increases greatly during the transition from SYNCUP system state to RUN-Redundant.</td>
</tr>
</tbody>
</table>

Therefore, only execute the SYNCUP during uncritical process states.

1. Synchronization of data from the primary CPU to the backup CPU

During this phase all relevant contents of the load memory, work memory, and system memory of the primary CPU are synchronized to the backup CPU.

2. Copying the load memory and terminating the asynchronous instructions

The primary CPU copies parts of its load memory from its SIMATIC memory card to the SIMATIC memory card of the backup CPU. The backup CPU restarts and automatically switches to SYNCUP operating state. The backup CPU copies the transferred load memory contents to its work memory. Data blocks, process image, etc. are immediately overwritten with current data from the primary CPU.

3. Snapshot of the work memory contents

The primary CPU saves a consistent snapshot of its work memory contents at the next cycle control point.

4. Transfer of work memory contents to the backup CPU

During this phase the consistent snapshot is transferred from the primary CPU to the backup CPU. The transfer of the work memory contents extends the cycle time. The time required for the transfer of the work memory contents depends on the performance capability of the CPU and the amount of work memory data.

5. Backup CPU makes up the time lag to the primary CPU

During this phase the backup CPU makes up the time lag in program execution to the primary CPU. As in redundant mode, events are already synchronized during this phase as needed.

Note

No switchover possible during SYNCUP

If a fault occurs in the primary CPU during SYNCUP, no switchover to the backup CPU is possible. The SYNCUP is canceled and the backup CPU returns to STOP operating state.
Switchover from SYNCUP to RUN-Redundant

The system checks continuously which cycle time would result from a change to the RUN-Redundant system state. If this cycle time would be \( \leq 80\% \) of the maximum cycle time over multiple cycles, the transition is initiated.

**Note**

**Determination of the cycle time during the SYNCUP**

You can track the progress of the SYNCUP on the display of the primary CPU and backup CPU. At each cycle control point the backup CPU sends a status message on its program progress to the primary CPU. The display of the primary CPU indicates the duration of the time lag of the backup CPU.

In addition to viewing the progress in the displays, the progress of the SYNCUP can also be read out using the "RT_INFO" instruction.

**Reasons for cancellation of the SYNCUP**

Possible causes for the cancellation of the SYNCUP are:

- The load of the user program or the load on the redundancy connections between primary and backup CPU is too high
- The maximum cycle time of the primary CPU was exceeded

An overview of all reasons for the cancellation of the SYNCUP and remedial measures is available in the system manual S7-1500R/H redundant system


**Disable SYNCUP**

To avoid the described effects of the SYNCUP on the cycle times during critical process states, use the instruction "RH_CTRL".

The "RH_CTRL" instruction can be used to disable the SYNCUP system state for the S7-1500R/H redundant system. If the disable is no longer required, the "RH_CTRL" instruction can be used to enable the SYNCUP system state once again.

More information on the "RH_CTRL" instruction is available in the system manual S7-1500R/H redundant system

Minimum cycle time

It is often necessary to set a longer minimum cycle time for the CPUs of the S7-1500R/H redundant system than for those of the non-redundant CPUs.

Recommendation: Select the minimum cycle time so that the cyclic program does not have to be executed more frequently than your process requires. A longer minimum cycle time that has been adapted to your process optimizes the entire system. The computing power that is available per cycle by extending the minimum cycle time is then available for system tasks such as communication.

Note

Too low cycle times

Cycle times that are too low can result in an excessive synchronization load and thus terminate the SYNCUP.
5.3.3 Influences on the cycle time in RUN-Redundant system state

**RUN-Redundant system state**

In RUN-Redundant system state, the primary CPU guides the process. The primary CPU continuously synchronizes itself with the backup CPU. In the event of a failure of the primary CPU, the backup CPU adopts its role and thus control over the process.

**Cycle time without interruption of the cyclic program**

In RUN-Redundant system state, the backup CPU has a time lag compared to the primary CPU. This time lag results from the time required for event-controlled synchronization of data from the primary CPU to the backup CPU.

The following figure shows the phases which the CPUs run through without an interruption of the cyclic program.

![Figure 5-2 Cycle time without interruption of the cyclic program](image)

- ① Cycle time
- ② Cycle of the backup CPU
- ③ Time lag
- ④ Cycle end and start of the next cycle (cycle control point)

Figure 5-2 Cycle time without interruption of the cyclic program

The cycle time ① includes the cycle of the backup CPU ② and the time lag ③ of the backup CPU compared to the primary CPU. The time lag results from the time required for the synchronization of the data between primary CPU and backup CPU. The synchronization between primary CPU and backup CPU occurs automatically if required. The more data has to be synchronized between the CPUs during a cycle, the greater the time lag. The program cycle ends as soon as the backup CPU has reached the end of its cyclic program. The primary CPU starts the next cycle as soon as the backup CPU reports the cycle end to the primary CPU ④.
Extension of the cycle

As with non-redundant CPUs, an occurring event and the associated OB can extend the cycle. Events can occur both during the execution of the cyclic program and during the time lag.

In the following example the CPU must process a higher-priority OB (OB 30 with priority 7), while the primary CPU waits for the end of the cycle of the backup CPU. The figure below shows the phases which the CPUs run through in such a case.

Figure 5-3 Processing of a higher-priority OB
Execution of the cyclic program (CP with priority 1) is complete. While the primary CPU waits for the end of the cycle of the backup CPU, a higher priority OB (OB 30 with priority 7) starts. The primary CPU starts the next cycle as soon as the following conditions have been fulfilled:

- The primary CPU has received the message from the backup CPU that the backup CPU has finished processing the cyclic program.
- The primary CPU has processed OB 30 and updated PIPQ1.

**Note**

Due to the change of the run level and the synchronization, interruptions of the program cycle by higher-priority OBs result in a higher load. Interruptions of the program cycle extend the cycle time.
Differences between the synchronization times

The available bandwidth has a significant impact on the synchronization time.

With the R-CPUs both the synchronization of data and the synchronization of communication tasks operate over the PROFINET ring. 25% of the bandwidth is reserved for the synchronization.

With the H-CPU, synchronization works independently of the PROFINET ring over fiber optic cables. The full bandwidth on the PROFINET cable is available for PROFINET IO communication.

The table below provides an overview of performance features of R-CPUs and H-CPU.

<table>
<thead>
<tr>
<th></th>
<th>S7-1500R</th>
<th>S7-1500H</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Performance</strong></td>
<td>CPU 1513R-1 PN</td>
<td>CPU 1515R-2 PN</td>
</tr>
<tr>
<td></td>
<td>Data transfer rate of 100 Mbps</td>
<td>Data work memory: max. 3 MB</td>
</tr>
<tr>
<td></td>
<td>(for synchronization and</td>
<td>Code work memory: max. 500 KB</td>
</tr>
<tr>
<td></td>
<td>communication)</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Data work memory: max. 1.5 MB</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Code work memory: max. 300 KB</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>Hardware</strong></td>
<td>The CPUs are identical in design</td>
<td>The CPUs each have two optical</td>
</tr>
<tr>
<td></td>
<td>with the respective S7-1500</td>
<td>interfaces.</td>
</tr>
<tr>
<td></td>
<td>standard versions.</td>
<td></td>
</tr>
<tr>
<td></td>
<td>The synchronization of the</td>
<td></td>
</tr>
<tr>
<td></td>
<td>CPUs takes place over the</td>
<td></td>
</tr>
<tr>
<td></td>
<td>PROFINET ring.</td>
<td></td>
</tr>
<tr>
<td></td>
<td>The H-Sync-Forwarding function</td>
<td></td>
</tr>
<tr>
<td></td>
<td>is recommended for all devices</td>
<td></td>
</tr>
<tr>
<td></td>
<td>in the PROFINET ring.</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Part of the bandwidth on the</td>
<td></td>
</tr>
<tr>
<td></td>
<td>PROFINET cable is used to</td>
<td></td>
</tr>
<tr>
<td></td>
<td>synchronize the CPUs. Less</td>
<td></td>
</tr>
<tr>
<td></td>
<td>bandwidth is therefore available</td>
<td></td>
</tr>
<tr>
<td></td>
<td>for PROFINET IO communication.</td>
<td></td>
</tr>
</tbody>
</table>

Technical specifications

More information about the technical specifications is available in the manuals of the specific CPUs.
5.3.4 Influences on the cycle time when a CPU fails

If one of the two CPUs fails during redundant operation, the other CPU controls the process alone. If a CPU fails, the system state switches from RUN-Redundant to RUN-Solo. The CPU continues executing the user program in RUN operating state.

**Note**

**Dead time in case of a CPU failure**

On the failure of a CPU, the cycle time also contains a dead time of up to 300 ms for R-Cpus and up to 50 ms for the H-CPU. You must schedule this time as cycle time reserve for a CPU failure.

To avoid excessive cycle times after a CPU failure, further increase the maximum cycle time by this value.

**Note**

**Change of the system state from RUN-Redundant to Run-Solo by the user**

If you deliberately trigger a change of the system state, e.g. by switching the backup CPU to STOP via the display, this will also extend the cycle time. However, the cycle time will not increase to the same extent as with switchover of the CPUs in the event of an error (failure of one of the CPUs).

5.3 Influences on the cycle time of the S7-1500R/H redundant system

Failure of the primary CPU

The figure below shows the impact of the failure of the primary CPU on the cycle time.

The example shows the failure of the primary CPU while it is processing the cyclic program. The primary CPU no longer sends any synchronization telegrams to the backup CPU. During the period ③, the backup CPU continues operating only on the basis of the synchronization data transferred before the failure of the primary CPU. At ④, the backup CPU has reached the point in the program where the primary CPU stopped sending synchronization telegrams. During the phase ⑤, the backup CPU waits to see whether data will again be sent from the primary CPU after all. Because the synchronization data is not transferred even after the monitoring time has expired, the backup CPU becomes the new primary CPU at point ⑥. The redundant system switches from RUN-Redundant system state to RUN-Solo system state.

The cycle time ① extends from the time processing of the cyclic program is started in RUN-Redundant to the time when processing of the cyclic program ends in RUN-Solo.

Because data can no longer be synchronized in the RUN-Solo system state, the cycle time ⑦ is shorter than the cycle time ①.

Note

Monitoring time

The monitoring time is an internal time with fixed duration. You cannot assign parameters for the internal time. The monitoring time starts as soon as the synchronization data arrives at the backup CPU. If no synchronization data is received from the primary CPU, the system automatically performs a system state change after the monitoring time has expired.
Failure of the backup CPU

The figure below shows the impact of the failure of the backup CPU on the cycle time.

1. Cycle time
2. Failure of the backup CPU
3. Expiration of the monitoring time
4. System status transition
5. Cycle time of the primary CPU in RUN-Solo operating state

Figure 5-5 Impact of the failure of the backup CPU on the cycle time

The backup CPU fails before processing of the cyclic program has ended ②. The primary CPU detects the failure of the backup CPU because no synchronization data has been received until the monitoring time ③ has expired. The primary CPU terminates the synchronization with the backup CPU. The redundant system switches from RUN-Redundant system state to RUN-Solo system state ④.

Because no more data can be synchronized in RUN operating state, the cycle time ⑤ is shorter than the cycle time ①.
5.4 Response time of R/H CPUs

Relationship between the cycle time and response time

The cycle time of the system also forms the basis for its response time. The response time depends, among other things, on the cycle time of the individual program cycles.

Fluctuation of the response time

The actual response time fluctuates between one and two cycles during cyclic program execution. The actual response time fluctuates between one and two cyclic interrupt cycles for time-controlled program execution.

You should always assume the longest response time when configuring your system.

In the figure below the process image is updated immediately after the change of the encoder signal. The output can therefore respond to the signal change after a cycle has ended.

1. Synchronization of the encoder signal change in the backup CPU
2. Time lag of the backup CPU to the primary CPU
3. Synchronization of the output signal change in the backup CPU
4. Time lag of the backup CPU to the primary CPU until actual output of the signal change to the IO devices in the PROFINET ring

Figure 5-6 Shortest response time
In the figure below, the process image has already been updated by the time of the signal change. It therefore takes one cycle until the system detects the change and sets the input in the process image. The output signal is changed after an additional cycle.

1. Synchronization of the encoder signal change in the backup CPU
2. Time lag of the backup CPU to the primary CPU
3. Synchronization of the output signal change in the backup CPU
4. Time lag of the backup CPU to the primary CPU until actual output of the signal change to the IO devices in the PROFINET ring

Figure 5-7 Longest response time

The cycle times include the time lag. The time lag of the backup CPU to the primary CPU depends on the synchronization load. The synchronization load results from the data to be synchronized in the user program and in the communication.

**Note**

**Effect of the time lag**

The synchronization and transfer of the changes requires computing time. The time lag therefore affects both CPUs (from the primary CPU to the backup CPU and from the backup CPU to the primary CPU). The slower the CPU and the slower and longer the synchronization connection, the greater the time lag.
Cycle and response times of the S7-1500R/H redundant system

5.4 Response time of R/H CPUs

Determination of cycle and response times

At the end of the cyclic program, the primary CPU waits until the backup CPU too has acknowledged the end of the cyclic program. The cycle time of the primary CPU therefore also includes the time lag of the backup CPU. The cycle is extended by the time lag.

Advantages

The fact that the cycle time includes the time lag of the backup CPU to the primary CPU offers the following advantages:

- By monitoring the maximum cycle time in STEP 7, in the HMI or in the user program after SYNCUP, it is possible to determine the cycle time for a switchover of the CPUs in case of an error.
  Requirement: You have reset the maximum cycle time after the end of SYNCUP.
- During commissioning it is not necessary to perform complicated tests to determine whether the required response time can still be complied with if a CPU fails.
- During commissioning and ongoing operation you can estimate whether your automation task can meet the response times required for the process.

The same functions as those for the non-redundant CPUs are available for determining the cycle and response times:

Table 5-2 Functions for determining the cycle and response times

<table>
<thead>
<tr>
<th>Function</th>
<th>Additional information</th>
</tr>
</thead>
<tbody>
<tr>
<td>Defining the minimum cycle time and the maximum cycle time in STEP 7</td>
<td>Section Cycle time [Page 24]</td>
</tr>
<tr>
<td>Defining the desired response of the user program if the maximum cycle time has been exceeded</td>
<td></td>
</tr>
<tr>
<td>Reading out the cycle time statistics via STEP 7 and the display of the CPU</td>
<td>Note that this function always shows the cycle time statistics from the primary CPU viewpoint, even when you go online via the backup CPU.</td>
</tr>
<tr>
<td>Reading out the cycle time and reading out the progress in the SYNCUP system state with the instruction &quot;RT_INFO&quot;</td>
<td></td>
</tr>
<tr>
<td>Reading out the progress of the SYNCUP system state using the display of the CPU</td>
<td>S7-1500R/H redundant system [<a href="https://support.industry.siemens.com/cs/www/en/view/109754833">https://support.industry.siemens.com/cs/www/en/view/109754833</a>] system manual</td>
</tr>
</tbody>
</table>
5.5 Timetables for the RUN-Redundant system state

The following section describes the typical times of the CPUs of the S7-1500R/H redundant system in the RUN-Redundant system state.

Update times of the process image partitions

The following table contains the times for estimating the typical update times of the process image partitions.

<table>
<thead>
<tr>
<th></th>
<th>CPU 1513R-1 PN</th>
<th>CPU 1515R-2 PN</th>
<th>CPU 1517H-3 PN</th>
</tr>
</thead>
<tbody>
<tr>
<td>Basic load for updating process image partitions</td>
<td>63 μs</td>
<td>57 μs</td>
<td>13 μs</td>
</tr>
<tr>
<td>Copy time for distributed I/O via PROFINET</td>
<td>6.5 μs/word</td>
<td>6.5 μs/word</td>
<td>2.6 μs/word</td>
</tr>
</tbody>
</table>

A table of the update times of the CPUs in the RUN-Solo system state is available in section Update time for process image partitions (Page 28).

Program execution time without interruptions

The user program has a certain runtime without interruptions. The runtime depends on the number of operations that are executed in the user program.

The following table contains the typical durations of operations.

<table>
<thead>
<tr>
<th></th>
<th>CPU 1513R-1 PN</th>
<th>CPU 1515R-2 PN</th>
<th>CPU 1517H-3 PN</th>
</tr>
</thead>
<tbody>
<tr>
<td>Bit operations, typ.</td>
<td>80 ns</td>
<td>60 ns</td>
<td>4 ns</td>
</tr>
<tr>
<td>Word operations, typ.</td>
<td>96 ns</td>
<td>72 ns</td>
<td>6 ns</td>
</tr>
<tr>
<td>Fixed-point arithmetic, typ.</td>
<td>128 ns</td>
<td>96 ns</td>
<td>6 ns</td>
</tr>
<tr>
<td>Floating-point arithmetic, typ.</td>
<td>512 ns</td>
<td>384 ns</td>
<td>24 ns</td>
</tr>
</tbody>
</table>

A table of the program execution times of the CPUs in the RUN-Solo system state is available in section User program execution time [Page 31].
Extension due to nesting of higher-priority OBs and/or interrupts

The interruption of a user program at the end of an instruction by a higher-priority OB causes a certain basic time expenditure. Take account of this basic time expenditure in addition to the update time of the assigned process image partitions and the execution time of the contained user program. The following tables contain the typical times for the various interrupts and error events.

Table 5-5  Basic time expenditure for an interrupt

<table>
<thead>
<tr>
<th></th>
<th>Basic time expenditure of the CPUs for an interrupt in the RUN-Redundant system state</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>CPU 1513R-1 PN</td>
</tr>
<tr>
<td>Hardware interrupt</td>
<td>560 µs</td>
</tr>
<tr>
<td>Time-of-day interrupt</td>
<td>560 µs</td>
</tr>
<tr>
<td>Time-delay interrupt</td>
<td>560 µs</td>
</tr>
<tr>
<td>Cyclic interrupt</td>
<td>560 µs</td>
</tr>
</tbody>
</table>

A table of the time expenditure of the CPUs for an interrupt in the RUN-Solo system state is available in section User program execution time (Page 31).

Table 5-6  Basic time expenditure for an error OB

<table>
<thead>
<tr>
<th></th>
<th>Basic time expenditure of the CPUs for an error OB in the RUN-Redundant system state</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>CPU 1513R-1 PN</td>
</tr>
<tr>
<td>Programming error</td>
<td>560 µs</td>
</tr>
<tr>
<td>I/O access error</td>
<td>560 µs</td>
</tr>
<tr>
<td>Time error</td>
<td>560 µs</td>
</tr>
<tr>
<td>Diagnostic interrupt</td>
<td>560 µs</td>
</tr>
<tr>
<td>Module failure/recovery</td>
<td>560 µs</td>
</tr>
<tr>
<td>Station failure/recovery</td>
<td>560 µs</td>
</tr>
</tbody>
</table>

A table with the basic time expenditure of the CPUs for an error OB in the RUN-Solo system state is available in section User program execution time (Page 31).
Accuracy of a cyclic interrupt

Even if a cyclic interrupt is not delayed by a higher-priority OB or communication activities, the accuracy with which it is started is nevertheless subject to system-dependent fluctuations.

The following table shows the accuracy with which a cyclic interrupt is triggered:

<table>
<thead>
<tr>
<th>Cyclic interrupt</th>
<th>CPU 1513R-1 PN</th>
<th>CPU 1515R-2 PN</th>
<th>CPU 1517H-3 PN</th>
</tr>
</thead>
<tbody>
<tr>
<td>Accuracy</td>
<td>±5.8 ms</td>
<td>±3.2 ms</td>
<td>±1.6 ms</td>
</tr>
</tbody>
</table>

A table with the accuracy of cyclic interrupts of the CPUs in the RUN-Solo system state is available in section Time-driven program execution in cyclic interrupts (Page 40).

Interrupt response times for hardware interrupts

The interrupt response times of the CPUs start with the occurrence of a hardware interrupt event in the CPU and end with the start of the assigned hardware interrupt OB.

This time is subject to system-inherent fluctuations, and this is expressed using a minimum and maximum interrupt response time.

The following table contains the length of the typical response times of the CPUs for hardware interrupts:

<table>
<thead>
<tr>
<th>Interrupt response times</th>
<th>CPU 1513R-1 PN</th>
<th>CPU 1515R-2 PN</th>
<th>CPU 1517H-3 PN</th>
</tr>
</thead>
<tbody>
<tr>
<td>Min.</td>
<td>180 µs</td>
<td>150 µs</td>
<td>40 µs</td>
</tr>
<tr>
<td>Max.</td>
<td>1420 µs</td>
<td>1360 µs</td>
<td>470 µs</td>
</tr>
</tbody>
</table>

A table of the interrupt response times of the CPUs in the RUN-Solo system state is available in section Response time of the CPUs when program execution is event-controlled (Page 47).
Glossary

Backup CPU
Role of a CPU in the S7-1500R/H redundant system. If the R/H system is in RUN-Redundant system state, the primary CPU guides the process. The backup CPU processes the user program synchronously and can take over the process management if the primary CPU fails.

Cycle time
The cycle time represents the time a CPU requires to process the user program once.

Data block
Data blocks (DBs) are data areas in the user program that contain user data. The following data blocks exist:
- Global data blocks which you can access from all code blocks.
- Instance data blocks that are assigned to a specific FB call.

Diagnostic interrupt
See "Interrupt, diagnostic"

Diagnostics
Monitoring functions include:
- The detection, localization and classification of errors, faults and alarms.
- Displaying and further evaluation of errors, faults and alarms.
They run automatically during plant operation. This increases the availability of systems by reducing commissioning times and downtimes.

Diagnostics buffer
The diagnostics buffer represents a backup memory in the CPU, used to store diagnostics events in their order of occurrence.

Distributed I/O system
System with I/O modules that are configured on a distributed basis, at a large distance from the CPU controlling them.
Firmware of the CPU

In SIMATIC, a distinction is made between the firmware of the CPU and user programs. The firmware is a software embedded in electronic devices, which means it is permanently connected with the hardware functionally. It is usually saved in a flash memory, such as EPROM, EEPROM or ROM, and cannot be replaced by the user or only with special means or functions.

User program: see glossary entry "User program"

H-Sync Forwarding

H-Sync Forwarding enables a PROFINET device with MRP to forward synchronization data (synchronization frames) only within the PROFINET ring.

Through H-Sync Forwarding, the synchronization data is also forwarded during reconfiguration of the PROFINET ring. This reduces the cycle time utilization.

H-Sync Forwarding is recommended for PROFINET devices that you use in the PROFINET ring of redundant S7-1500R systems.

H-Sync Forwarding is not relevant for redundant S7-1500H systems.

I/O module

Device of the distributed I/O that is used as interface between the controller and the process.

Interrupt

The CPU’s operating system distinguishes between various priority classes that control the execution of the user program. These priority classes include interrupts, such as hardware interrupts. When an interrupt occurs, the operating system automatically calls an assigned organization block. The required response is programmed in the organization block (for example, in an FB).

Interrupt, cyclic

The CPU generates a cyclic interrupt periodically within a parameterizable time grid and then processes the corresponding organization block.

Interrupt, diagnostics

Diagnostics-capable modules signal detected system errors to the CPU using diagnostic interrupts.

Interrupt, hardware

A hardware interrupt is triggered by interrupt-triggering modules due to a certain event in the process. The hardware interrupt is reported to the CPU. The CPU then processes the assigned organization block according to the priority of this interrupt.
Interrupt, time-delay
The time-delay interrupt is one of the program execution priority classes of SIMATIC S7. The time-delay interrupt is generated after the expiration of a timer started in the user program. The CPU then processes the corresponding organization block.

Interrupt, time-of-day
The time-of-day interrupt is one of the program execution priority classes of SIMATIC S7. The time-of-day interrupt is generated depending on a specific date and time. The CPU then processes the corresponding organization block.

IO controller
See "PROFINET IO controller"

IO device
See "PROFINET IO device"

Operating states
Operating states describe the behavior of a single CPU at a specific time.
The CPUs of the SIMATIC standard systems have the STOP, STARTUP and RUN operating states.
The primary CPU of the redundant system S7-1500R/H has the operating states STOP, STARTUP, RUN, RUN-Syncup and RUN-Redundant. The backup CPU has the operating states STOP, SYNCUP and RUN-Redundant.

Organization block
Organization blocks (OBs) form the interface between the CPU operating system and the user program. The organization blocks determine the order in which the user program is executed.

Parameter
- Tag of a STEP 7 code block:
- Tag for setting the behavior of a module (one or more per module). In as-delivered state, every module has an appropriate basic setting, which you can change by configuring in STEP 7. There are static and dynamic parameters.

Parameters, dynamic
Dynamic parameters of modules can be changed during operation by calling an SFC in the user program, for example, limit values of an analog input module.
Parameters, static

Static parameters of modules cannot be changed by the user program but only by the configuration in STEP 7, e.g. input delay of a digital input module.

Primary CPU

If the R/H system is in RUN-Redundant system state, the primary CPU guides the process. The backup CPU processes the user program synchronously and can take over the process management if the primary CPU fails.

Process image (I/O)

The CPU transfers the values from the input and output modules to this memory area. At the start of the cyclic program, the CPU transfers the process image output as a signal state to the output modules. The CPU then transfers the signal states of the input modules into the process image input. The CPU then executes the user program.

PROFINET

PROcess FIeld NETwork, open Industrial Ethernet standard which further develops PROFIBUS and Industrial Ethernet. A cross-manufacturer communication, automation, and engineering model defined by PROFIBUS International e.V. as an automation standard.

PROFINET IO

Communication concept for the realization of modular, distributed applications within the scope of PROFINET.

PROFINET IO controller

Device used to address connected I/O devices (e.g. distributed I/O systems). The IO controller exchanges input and output signals with assigned I/O devices. The IO controller often corresponds to the CPU in which the automation program is running.

PROFINET IO device

Distributed field device that can be assigned to one or more IO controllers (e.g. distributed I/O system, valve terminals, frequency converters, switches).

Redundancy connection

The redundancy connection in an S7-1500R system is the PROFINET ring with MRP. The redundancy connection uses part of the bandwidth on the PROFINET cable to synchronize the CPUs, which means the bandwidth is not available for PROFINET IO communication.

Contrary to S7-1500R, PROFINET ring and redundancy connection are separate in an S7-1500H. The two redundancy connections are fiber-optic cables which directly connect the CPUs to each other via synchronization modules. The bandwidth on the PROFINET cable is available for PROFINET IO communication.
Redundant systems

Redundant systems are identified by the fact that important automation components are available in multiple units (redundant). If one redundant component fails, control of the process is maintained.

Retentivity

A memory area whose content is retained even after a power failure and after a transition from STOP to RUN is retentive. The non-retentive bit memory area, timers and counters are reset after a power failure and after a STOP-RUN transition.

System states

The system states of the S7-1500R/H redundant system result from the operating states of the primary and backup CPU. The term system state is used as a simplified expression that identifies the operating states of the two CPUs that occur at the same time. The S7-1500R/H redundant system features the STOP, STARTUP, RUN-Solo, SYNCUP and RUN-Redundant system states.

TIA Portal

Totally Integrated Automation Portal
The TIA Portal is the key to the full performance capability of Totally Integrated Automation. The software optimizes all operating, machine and process sequences.

Timers

Timers are components of the CPU system memory. The operating system automatically updates the content of the “timer cells” asynchronously to the user program. STEP 7 instructions define the precise function of the timer cell (e.g. on-delay) and trigger its execution.

User program

In SIMATIC, a distinction is made between user programs and the firmware of the CPU. The user program contains all instructions, declarations and data by which a system or process can be controlled. The user program is assigned to a programmable module (for example, CPU, FM) and can be structured in smaller units.

Firmware: see glossary entry "Firmware of the CPU"
Index

**C**
- Cycle
  - Definition, 21
- Cycle control point, 23
- Cycle time
  - Definition, 24
  - Different, 25
  - Process image partition, 28
  - Update, 28
- Cycle time statistics, 27

**D**
- Dead time, 52, 63

**E**
- Execution
  - Event-driven, 13
  - Time-driven, 13

**F**
- FAQ
  - Total cycle time of a program, 35

**H**
- Hardware interrupts, 13, 47

**I**
- Instruction
  - RE_TRIGR, 26
  - RT_Info, 27, 38, 38, 57, 68
  - RUNTIME, 32
- Interrupt response times
  - CPU, 48
  - R/H CPUs, 71
- Interruptibility, 14

**M**
- Maximum cycle time, 26, 37, 52
- Minimum cycle time, 22, 26, 58

**O**
- OB 80
  - Time error OB, 26

**P**
- Parameter
  - Enable time error, 17
  - Event threshold for time error, 17
  - Events to be queued, 17
  - Report event overflow into diagnostic buffer, 17
- Process image partitions, 14
- Program execution, 13
- Program execution in the cyclic program, 13
- Program execution times
  - Without interruption, 31
- Program execution times of R/H CPUs
  - Without interruption, 69
- Program organization, 13

**R**
- R/H CPUs
  - Interrupt response times, 71
- Response time
  - Definition, 42
  - Response time of CPU, 42
  - Fluctuation, 42
- Response time of R/H CPUs
  - Fluctuation, 66

**S**
- Synchronization
  - in RUN-Redundant system state, 59
  - in SYNCUP system state, 55
**Index**

**T**

Time error OB
- OB 80, [26, 53]

Times
- Basic expenditure for error OB, [34, 70]
- Basic expenditure for interrupts, [33, 70]
- Cyclic interrupts for S7-1500 CPUs, [41]
- Cyclic interrupts for S7-1500R/H-CPUs, [71]
- For one operation, [31, 34, 34, 35, 35, 70]

**U**

Update times
- Backplane bus ET 200SP CPUs, [44]
- PROFIBUS DP, [43]
- PROFINET IO, [43]
- S7-1500 CPUs, [29]
- S7-1500R/H-CPUs, [69]